

**CMSC 313**  
**COMPUTER ORGANIZATION**  
**&**  
**ASSEMBLY LANGUAGE**  
**PROGRAMMING**

**LECTURE 04, FALL 2012**



# TOPICS TODAY

- Recap i386 Basic Architecture
- Recap `toupper.asm`
- `gdb` demo
- i386 Instruction Set Overview
- i386 Basic Instructions

# Recap i386 Basic Architecture

- **Registers are storage units inside the CPU.**
- **Registers are much faster than memory.**
- **8 General purpose registers in i386:**
  - ◇ **EAX, EBX, ECX, EDX, ESI, EDI, EBP, ESP**
  - ◇ **subparts of EAX, EBX, ECX and EDX have special names**
- **The instruction pointer (EIP) points to machine code to be executed.**
- **Typically, data moves from memory to registers, processed, moves from registers back to memory.**
- **Different addressing modes used.**




Figure 3-1. IA-32 Basic Execution Environment

### General-Purpose Registers

31	16	15	8	7	0	16-bit	32-bit
	AH		AL			AX	EAX
	BH		BL			BX	EBX
	CH		CL			CX	ECX
	DH		DL			DX	EDX
			BP				EBP
			SI				ESI
			DI				EDI
			SP				ESP

**Figure 3-4. Alternate General-Purpose Register Names**

# toupper.asm

- Prompt for user input.
- Use Linux system call to get user input.
- Scan each character of user input and convert all lower case characters to upper case.
- Use gdb to trace the program.

# i386 Instruction Set Overview

- **General Purpose Instructions**

- ◇ works with data in the general purpose registers

- **Floating Point Instructions**

- ◇ floating point arithmetic
- ◇ data stored in separate floating point registers

- **Single Instruction Multiple Data (SIMD) Extensions**

- ◇ MMX, SSE, SSE2

- **System Instructions**

- ◇ Sets up control registers at boot time

## 5.1. GENERAL-PURPOSE INSTRUCTIONS

The general-purpose instructions perform basic data movement, arithmetic, logic, program flow, and string operations that programmers commonly use to write application and system software to run on IA-32 processors. They operate on data contained in memory, in the general-purpose registers (EAX, EBX, ECX, EDX, EDI, ESI, EBP, and ESP) and in the EFLAGS register. They also operate on address information contained in memory, the general-purpose registers, and the segment registers (CS, DS, SS, ES, FS, and GS). This group of instructions includes the following subgroups: data transfer, binary integer arithmetic, decimal arithmetic, logic operations, shift and rotate, bit and byte operations, program control, string, flag control, segment register operations, and miscellaneous.

### 5.1.1. Data Transfer Instructions

The data transfer instructions move data between memory and the general-purpose and segment registers. They also perform specific operations such as conditional moves, stack access, and data conversion.

MOV	Move data between general-purpose registers; move data between memory and general-purpose or segment registers; move immediates to general-purpose registers
CMOVE/CMOVZ	Conditional move if equal/Conditional move if zero
CMOVNE/CMOVNZ	Conditional move if not equal/Conditional move if not zero
CMOVA/CMOVNBE	Conditional move if above/Conditional move if not below or equal
CMOVAE/CMOVNB	Conditional move if above or equal/Conditional move if not below
CMOVB/CMOVNAE	Conditional move if below/Conditional move if not above or equal
CMOVBE/CMOVNA	Conditional move if below or equal/Conditional move if not above
CMOVG/CMOVNLE	Conditional move if greater/Conditional move if not less or equal
CMOVGE/CMOVNL	Conditional move if greater or equal/Conditional move if not less
CMOVL/CMOVNGE	Conditional move if less/Conditional move if not greater or equal
CMOVLE/CMOVNG	Conditional move if less or equal/Conditional move if not greater
CMOVC	Conditional move if carry







CMOVNC	Conditional move if not carry
CMOVO	Conditional move if overflow
CMOVNO	Conditional move if not overflow
CMOVS	Conditional move if sign (negative)
CMOVNS	Conditional move if not sign (non-negative)
CMOVP/CMOVPE	Conditional move if parity/Conditional move if parity even
CMOVNP/CMOVPO	Conditional move if not parity/Conditional move if parity odd
XCHG	Exchange
BSWAP	Byte swap
XADD	Exchange and add
CMPXCHG	Compare and exchange
CMPXCHG8B	Compare and exchange 8 bytes
PUSH	Push onto stack
POP	Pop off of stack
PUSHA/PUSHAD	Push general-purpose registers onto stack
POPA/POPAD	Pop general-purpose registers from stack
IN	Read from a port
OUT	Write to a port
CWD/CDQ	Convert word to doubleword/Convert doubleword to quadword
CBW/CWDE	Convert byte to word/Convert word to doubleword in EAX register
MOVSX	Move and sign extend
MOVZX	Move and zero extend

### 5.1.2. Binary Arithmetic Instructions

The binary arithmetic instructions perform basic binary integer computations on byte, word, and doubleword integers located in memory and/or the general purpose registers.

ADD	Integer add
ADC	Add with carry
SUB	Subtract
SBB	Subtract with borrow
IMUL	Signed multiply

MUL	Unsigned multiply
IDIV	Signed divide
DIV	Unsigned divide
INC	Increment
DEC	Decrement
NEG	Negate
CMP	Compare

### 5.1.3. Decimal Arithmetic

The decimal arithmetic instructions perform decimal arithmetic on binary coded decimal (BCD) data.

DAA	Decimal adjust after addition
DAS	Decimal adjust after subtraction
AAA	ASCII adjust after addition
AAS	ASCII adjust after subtraction
AAM	ASCII adjust after multiplication
AAD	ASCII adjust before division

### 5.1.4. Logical Instructions

The logical instructions perform basic AND, OR, XOR, and NOT logical operations on byte, word, and doubleword values.

AND	Perform bitwise logical AND
OR	Perform bitwise logical OR
XOR	Perform bitwise logical exclusive OR
NOT	Perform bitwise logical NOT

### 5.1.5. Shift and Rotate Instructions

The shift and rotate instructions shift and rotate the bits in word and doubleword operands

SAR	Shift arithmetic right
SHR	Shift logical right
SAL/SHL	Shift arithmetic left/Shift logical left





SHRD	Shift right double
SHLD	Shift left double
ROR	Rotate right
ROL	Rotate left
RCR	Rotate through carry right
RCL	Rotate through carry left

### 5.1.6. Bit and Byte Instructions

The bit and instructions test and modify individual bits in the bits in word and doubleword operands. The byte instructions set the value of a byte operand to indicate the status of flags in the EFLAGS register.

BT	Bit test
BTS	Bit test and set
BTR	Bit test and reset
BTC	Bit test and complement
BSF	Bit scan forward
BSR	Bit scan reverse
SETE/SETZ	Set byte if equal/Set byte if zero
SETNE/SETNZ	Set byte if not equal/Set byte if not zero
SETA/SETNBE	Set byte if above/Set byte if not below or equal
SETAE/SETNB/SETNC	Set byte if above or equal/Set byte if not below/Set byte if not carry
SETB/SETNAE/SETC	Set byte if below/Set byte if not above or equal/Set byte if carry
SETBE/SETNA	Set byte if below or equal/Set byte if not above
SETG/SETNLE	Set byte if greater/Set byte if not less or equal
SETGE/SETNL	Set byte if greater or equal/Set byte if not less
SETL/SETNGE	Set byte if less/Set byte if not greater or equal
SETLE/SETNG	Set byte if less or equal/Set byte if not greater
SETS	Set byte if sign (negative)
SETNS	Set byte if not sign (non-negative)
SETO	Set byte if overflow

SETNO	Set byte if not overflow
SETPE/SETP	Set byte if parity even/Set byte if parity
SETPO/SETNP	Set byte if parity odd/Set byte if not parity
TEST	Logical compare

### 5.1.7. Control Transfer Instructions

The control transfer instructions provide jump, conditional jump, loop, and call and return operations to control program flow.

JMP	Jump
JE/JZ	Jump if equal/Jump if zero
JNE/JNZ	Jump if not equal/Jump if not zero
JA/JNBE	Jump if above/Jump if not below or equal
JAE/JNB	Jump if above or equal/Jump if not below
JB/JNAE	Jump if below/Jump if not above or equal
JBE/JNA	Jump if below or equal/Jump if not above
JG/JNLE	Jump if greater/Jump if not less or equal
JGE/JNL	Jump if greater or equal/Jump if not less
JL/JNGE	Jump if less/Jump if not greater or equal
JLE/JNG	Jump if less or equal/Jump if not greater
JC	Jump if carry
JNC	Jump if not carry
JO	Jump if overflow
JNO	Jump if not overflow
JS	Jump if sign (negative)
JNS	Jump if not sign (non-negative)
JPO/JNP	Jump if parity odd/Jump if not parity
JPE/JP	Jump if parity even/Jump if parity
JCXZ/JECXZ	Jump register CX zero/Jump register ECX zero
LOOP	Loop with ECX counter
LOOPZ/LOOPE	Loop with ECX and zero/Loop with ECX and equal
LOOPNZ/LOOPNE	Loop with ECX and not zero/Loop with ECX and not equal



CALL	Call procedure
RET	Return
IRET	Return from interrupt
INT	Software interrupt
INTO	Interrupt on overflow
BOUND	Detect value out of range
ENTER	High-level procedure entry
LEAVE	High-level procedure exit

### 5.1.8. String Instructions

The string instructions operate on strings of bytes, allowing them to be moved to and from memory.

MOVS/MOVS	Move string/Move byte string
MOVS/MOVS	Move string/Move word string
MOVS/MOVS	Move string/Move doubleword string
CMPS/CMPS	Compare string/Compare byte string
CMPS/CMPS	Compare string/Compare word string
CMPS/CMPS	Compare string/Compare doubleword string
SCAS/SCAS	Scan string/Scan byte string
SCAS/SCAS	Scan string/Scan word string
SCAS/SCAS	Scan string/Scan doubleword string
LODS/LODS	Load string/Load byte string
LODS/LODS	Load string/Load word string
LODS/LODS	Load string/Load doubleword string
STOS/STOS	Store string/Store byte string
STOS/STOS	Store string/Store word string
STOS/STOS	Store string/Store doubleword string
REP	Repeat while ECX not zero
REPE/REPZ	Repeat while equal/Repeat while zero
REPNE/REPNZ	Repeat while not equal/Repeat while not zero
INS/INS	Input string from port/Input byte string from port

INS/INSW	Input string from port/Input word string from port
INS/INSD	Input string from port/Input doubleword string from port
OUTS/OUTSB	Output string to port/Output byte string to port
OUTS/OUTSW	Output string to port/Output word string to port
OUTS/OUTSD	Output string to port/Output doubleword string to port

### 5.1.9. Flag Control Instructions

The flag control instructions operate on the flags in the EFLAGS register.

STC	Set carry flag
CLC	Clear the carry flag
CMC	Complement the carry flag
CLD	Clear the direction flag
STD	Set direction flag
LAHF	Load flags into AH register
SAHF	Store AH register into flags
PUSHF/PUSHFD	Push EFLAGS onto stack
POPF/POPFD	Pop EFLAGS from stack
STI	Set interrupt flag
CLI	Clear the interrupt flag

### 5.1.10. Segment Register Instructions

The segment register instructions allow far pointers (segment addresses) to be loaded into the segment registers.

LDS	Load far pointer using DS
LES	Load far pointer using ES
LFS	Load far pointer using FS
LGS	Load far pointer using GS
LSS	Load far pointer using SS

### 5.1.11. Miscellaneous Instructions

The miscellaneous instructions provide such functions as loading an effective address, executing a “no-operation,” and retrieving processor identification information.

LEA	Load effective address
NOP	No operation
UD2	Undefined instruction
XLAT/XLATB	Table lookup translation
CPUID	Processor Identification

## 5.2. X87 FPU INSTRUCTIONS

The x87 FPU instructions are executed by the processor’s x87 FPU. These instructions operate on floating-point, integer, and binary-coded decimal (BCD) operands.

### 5.2.1. Data Transfer

The data transfer instructions move floating-point, integer, and BCD values between memory and the x87 FPU registers. They also perform conditional move operations on floating-point operands.

FLD	Load floating-point value
FST	Store floating-point value
FSTP	Store floating-point value and pop
FILD	Load integer
FIST	Store integer
FISTP	Store integer and pop
FBLD	Load BCD
FBSTP	Store BCD and pop
FXCH	Exchange registers
FCMOVE	Floating-point conditional move if equal
FCMOVNE	Floating-point conditional move if not equal
FCMOVB	Floating-point conditional move if below
FCMOVBE	Floating-point conditional move if below or equal
FCMOVNB	Floating-point conditional move if not below
FCMOVNBE	Floating-point conditional move if not below or equal

# Common Instructions

- **Basic Instructions**

- ◇ ADD, SUB, INC, DEC, MOV, NOP

- **Branching Instructions**

- ◇ JMP, CMP, Jcc

- **More Arithmetic Instructions**

- ◇ NEG, MUL, IMUL, DIV, IDIV

- **Logical (bit manipulation) Instructions**

- ◇ AND, OR, NOT, SHL, SHR, SAL, SAR, ROL, ROR, RCL, RCR

- **Subroutine Instructions**

- ◇ PUSH, POP, CALL, RET



# RISC vs CISC

- **CISC = Complex Instruction Set Computer**

- ◇ Pro: instructions closer to constructs in higher-level languages
- ◇ Con: complex instructions used infrequently

- **RISC = Reduced Instruction Set Computer**

- ◇ Pro: simpler instructions allow design efficiencies (e.g., pipelining)
- ◇ Con: more instructions needed to achieve same task

# READ THE FRIENDLY MANUAL (RTFM)

- **Best Source: Intel Instruction Set Reference**
  - Available off the course web page in PDF
  - Download it, you'll need it
- **Other sources:**
  - Appendix A of *Assembly Language Step-by-Step*
- **Questions to ask:**
  - Basic function? (e.g., adds two numbers)
  - Addressing modes supported? (e.g., register to register)
  - Side effects? (e.g., OF modified)

**ADD—Add**

<b>Opcode</b>	<b>Instruction</b>	<b>Description</b>
04 <i>ib</i>	ADD AL, <i>imm8</i>	Add <i>imm8</i> to AL
05 <i>iw</i>	ADD AX, <i>imm16</i>	Add <i>imm16</i> to AX
05 <i>id</i>	ADD EAX, <i>imm32</i>	Add <i>imm32</i> to EAX
80 /0 <i>ib</i>	ADD <i>rm8</i> , <i>imm8</i>	Add <i>imm8</i> to <i>rm8</i>
81 /0 <i>iw</i>	ADD <i>rm16</i> , <i>imm16</i>	Add <i>imm16</i> to <i>rm16</i>
81 /0 <i>id</i>	ADD <i>rm32</i> , <i>imm32</i>	Add <i>imm32</i> to <i>rm32</i>
83 /0 <i>ib</i>	ADD <i>rm16</i> , <i>imm8</i>	Add sign-extended <i>imm8</i> to <i>rm16</i>
83 /0 <i>ib</i>	ADD <i>rm32</i> , <i>imm8</i>	Add sign-extended <i>imm8</i> to <i>rm32</i>
00 <i>lr</i>	ADD <i>rm8</i> , <i>r8</i>	Add <i>r8</i> to <i>rm8</i>
01 <i>lr</i>	ADD <i>rm16</i> , <i>r16</i>	Add <i>r16</i> to <i>rm16</i>
01 <i>lr</i>	ADD <i>rm32</i> , <i>r32</i>	Add <i>r32</i> to <i>rm32</i>
02 <i>lr</i>	ADD <i>r8</i> , <i>rm8</i>	Add <i>rm8</i> to <i>r8</i>
03 <i>lr</i>	ADD <i>r16</i> , <i>rm16</i>	Add <i>rm16</i> to <i>r16</i>
03 <i>lr</i>	ADD <i>r32</i> , <i>rm32</i>	Add <i>rm32</i> to <i>r32</i>

**Description**

Adds the first operand (destination operand) and the second operand (source operand) and stores the result in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, a register, or a memory location. (However, two memory operands cannot be used in one instruction.) When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

The ADD instruction performs integer addition. It evaluates the result for both signed and unsigned integer operands and sets the OF and CF flags to indicate a carry (overflow) in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

**Operation**

DEST ← DEST + SRC;

**Flags Affected**


The OF, SF, ZF, AF, CF, and PF flags are set according to the result.

# Intel Manual's Addressing Mode Notation

- ◇ **r8**: One of the 8-bit registers AL, CL, DL, BL, AH, CH, DH, or BH.
- ◇ **r16**: One of the 16-bit registers AX, CX, DX, BX, SP, BP, SI, or DI.
- ◇ **r32**: One of the 32-bit registers EAX, ECX, EDX, EBX, ESP, EBP, ESI, or EDI.
- ◇ **imm8**: An immediate 8-bit value.
- ◇ **imm16**: An immediate 16-bit value.
- ◇ **imm32**: An immediate 32-bit value.
- ◇ **r/m8**: An 8-bit operand that is either the contents of an 8-bit register (AL, BL, CL, DL, AH, BH, CH, and DH), or a byte from memory.
- ◇ **r/m16**: A 16-bit register (AX, BX, CX, DX, SP, BP, SI, and DI) or memory operand used for instructions whose operand-size attribute is 16 bits.
- ◇ **r/m32**: A 32-bit register (EAX, EBX, ECX, EDX, ESP, EBP, ESI, and EDI) or memory operand used for instructions whose operand-size attribute is 32 bits.

# The EFLAGS Register

- **A special 32-bit register that contains “results” of previous instructions**
  - ◇ **OF = overflow flag, indicates two’s complement overflow.**
  - ◇ **SF = sign flag, indicates a negative result.**
  - ◇ **ZF = zero flag, indicates the result was zero.**
  - ◇ **CF = carry flag, indicates unsigned overflow, also used in shifting**
- **An operation may set, clear, modify or test a flag.**
- **Some operations leave a flag undefined.**



**Figure 3-7. EFLAGS Register**

<b>AF (bit 4)</b>	<b>Adjust flag.</b> Set if an arithmetic operation generates a carry or a borrow out of bit 3 of the result; cleared otherwise. This flag is used in binary-coded decimal (BCD) arithmetic.
<b>ZF (bit 6)</b>	<b>Zero flag.</b> Set if the result is zero; cleared otherwise.
<b>SF (bit 7)</b>	<b>Sign flag.</b> Set equal to the most-significant bit of the result, which is the sign bit of a signed integer. (0 indicates a positive value and 1 indicates a negative value.)
<b>OF (bit 11)</b>	<b>Overflow flag.</b> Set if the integer result is too large a positive number or too small a negative number (excluding the sign-bit) to fit in the destination operand; cleared otherwise. This flag indicates an overflow condition for signed-integer (two's complement) arithmetic.

Of these status flags, only the CF flag can be modified directly, using the STC, CLC, and CMC instructions. Also the bit instructions (BT, BTS, BTR, and BTC) copy a specified bit into the CF flag.

The status flags allow a single arithmetic operation to produce results for three different data types: unsigned integers, signed integers, and BCD integers. If the result of an arithmetic operation is treated as an unsigned integer, the CF flag indicates an out-of-range condition (carry or a borrow); if treated as a signed integer (two's complement number), the OF flag indicates a carry or borrow; and if treated as a BCD digit, the AF flag indicates a carry or borrow. The SF flag indicates the sign of a signed integer. The ZF flag indicates either a signed- or an unsigned-integer zero.

When performing multiple-precision arithmetic on integers, the CF flag is used in conjunction with the add with carry (ADC) and subtract with borrow (SBB) instructions to propagate a carry or borrow from one computation to the next.

The condition instructions *Jcc* (jump on condition code *cc*), *SETcc* (byte set on condition code *cc*), *LOOPcc*, and *CMOVcc* (conditional move) use one or more of the status flags as condition codes and test them for branch, set-byte, or end-loop conditions.

#### 3.4.3.2. DF FLAG

The direction flag (DF, located in bit 10 of the EFLAGS register) controls the string instructions (MOVSB, CMPSB, SCASB, LODSB, and STOSB). Setting the DF flag causes the string instructions to auto-decrement (that is, to process strings from high addresses to low addresses). Clearing the DF flag causes the string instructions to auto-increment (process strings from low addresses to high addresses).

The STD and CLD instructions set and clear the DF flag, respectively.

#### 3.4.4. System Flags and IOPL Field

The system flags and IOPL field in the EFLAGS register control operating-system or executive operations. **They should not be modified by application programs.** The functions of the system flags are as follows:



# Summary of ADD Instruction

- **Basic Function:**

- ◇ Adds source operand to destination operand.
- ◇ Both signed and unsigned addition performed.

- **Addressing Modes:**

- ◇ Source operand can be immediate, a register or memory.
- ◇ Destination operand can be a register or memory.
- ◇ Source and destination cannot both be memory.

- **Flags Affected:**

- ◇ **OF = 1** if two's complement overflow occurred
- ◇ **SF = 1** if result in two's complement is negative (MSbit = 1)
- ◇ **ZF = 1** if result is zero
- ◇ **CF = 1** if unsigned overflow occurred



## SUB—Subtract

Opcode	Instruction	Description
2C <i>ib</i>	SUB AL, <i>imm8</i>	Subtract <i>imm8</i> from AL
2D <i>iw</i>	SUB AX, <i>imm16</i>	Subtract <i>imm16</i> from AX
2D <i>id</i>	SUB EAX, <i>imm32</i>	Subtract <i>imm32</i> from EAX
80 <i>/5 ib</i>	SUB <i>r/m8</i> , <i>imm8</i>	Subtract <i>imm8</i> from <i>r/m8</i>
81 <i>/5 iw</i>	SUB <i>r/m16</i> , <i>imm16</i>	Subtract <i>imm16</i> from <i>r/m16</i>
81 <i>/5 id</i>	SUB <i>r/m32</i> , <i>imm32</i>	Subtract <i>imm32</i> from <i>r/m32</i>
83 <i>/5 ib</i>	SUB <i>r/m16</i> , <i>imm8</i>	Subtract sign-extended <i>imm8</i> from <i>r/m16</i>
83 <i>/5 id</i>	SUB <i>r/m32</i> , <i>imm8</i>	Subtract sign-extended <i>imm8</i> from <i>r/m32</i>
28 <i>lr</i>	SUB <i>r/m8</i> , <i>r8</i>	Subtract <i>r8</i> from <i>r/m8</i>
29 <i>lr</i>	SUB <i>r/m16</i> , <i>r16</i>	Subtract <i>r16</i> from <i>r/m16</i>
29 <i>lr</i>	SUB <i>r/m32</i> , <i>r32</i>	Subtract <i>r32</i> from <i>r/m32</i>
2A <i>lr</i>	SUB <i>r8</i> , <i>r/m8</i>	Subtract <i>r/m8</i> from <i>r8</i>
2B <i>lr</i>	SUB <i>r16</i> , <i>r/m16</i>	Subtract <i>r/m16</i> from <i>r16</i>
2B <i>lr</i>	SUB <i>r32</i> , <i>r/m32</i>	Subtract <i>r/m32</i> from <i>r32</i>

### Description

Subtracts the second operand (source operand) from the first operand (destination operand) and stores the result in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, register, or memory location. (However, two memory operands cannot be used in one instruction.) When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

The SUB instruction performs integer subtraction. It evaluates the result for both signed and unsigned integer operands and sets the OF and CF flags to indicate a borrow in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

### Operation

DEST DEST – SRC;

### Flags Affected

The OF, SF, ZF, AF, PF, and CF flags are set according to the result.

**INC—Increment by 1**

Opcode	Instruction	Description
FE /0	INC <i>r/m8</i>	Increment <i>r/m</i> byte by 1
FF /0	INC <i>r/m16</i>	Increment <i>r/m</i> word by 1
FF /0	INC <i>r/m32</i>	Increment <i>r/m</i> doubleword by 1
40+ <i>rw</i>	INC <i>r16</i>	Increment word register by 1
40+ <i>rd</i>	INC <i>r32</i>	Increment doubleword register by 1

**Description**

Adds 1 to the destination operand, while preserving the state of the CF flag. The destination operand can be a register or a memory location. This instruction allows a loop counter to be updated without disturbing the CF flag. (Use a ADD instruction with an immediate operand of 1 to perform an increment operation that does updates the CF flag.)

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

**Operation**

DEST DEST +1;

**Flags Affected**

The CF flag is not affected. The OF, SF, ZF, AF, and PF flags are set according to the result.

**Protected Mode Exceptions**

#GP(0)	If the destination operand is located in a nonwritable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register is used to access memory and it contains a null segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

**DEC—Decrement by 1**

Opcode	Instruction	Description
FE /1	DEC <i>r/m8</i>	Decrement <i>r/m8</i> by 1
FF /1	DEC <i>r/m16</i>	Decrement <i>r/m16</i> by 1
FF /1	DEC <i>r/m32</i>	Decrement <i>r/m32</i> by 1
48+rw	DEC <i>r16</i>	Decrement <i>r16</i> by 1
48+rd	DEC <i>r32</i>	Decrement <i>r32</i> by 1

**Description**

Subtracts 1 from the destination operand, while preserving the state of the CF flag. The destination operand can be a register or a memory location. This instruction allows a loop counter to be updated without disturbing the CF flag. (To perform a decrement operation that updates the CF flag, use a SUB instruction with an immediate operand of 1.)

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

**Operation**

DEST DEST – 1;

**Flags Affected**

The CF flag is not affected. The OF, SF, ZF, AF, and PF flags are set according to the result.

**Protected Mode Exceptions**

#GP(0)	If the destination operand is located in a nonwritable segment.
	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register contains a null segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

**Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

**MOV—Move**

Opcode	Instruction	Description
88 <i>lr</i>	MOV <i>r/m8,r8</i>	Move <i>r8</i> to <i>r/m8</i>
89 <i>lr</i>	MOV <i>r/m16,r16</i>	Move <i>r16</i> to <i>r/m16</i>
89 <i>lr</i>	MOV <i>r/m32,r32</i>	Move <i>r32</i> to <i>r/m32</i>
8A <i>lr</i>	MOV <i>r8,r/m8</i>	Move <i>r/m8</i> to <i>r8</i>
8B <i>lr</i>	MOV <i>r16,r/m16</i>	Move <i>r/m16</i> to <i>r16</i>
8B <i>lr</i>	MOV <i>r32,r/m32</i>	Move <i>r/m32</i> to <i>r32</i>
8C <i>lr</i>	MOV <i>r/m16,Sreg**</i>	Move segment register to <i>r/m16</i>
8E <i>lr</i>	MOV <i>Sreg,r/m16**</i>	Move <i>r/m16</i> to segment register
A0	MOV AL, <i>moffs8*</i>	Move byte at ( <i>seg:offset</i> ) to AL
A1	MOV AX, <i>moffs16*</i>	Move word at ( <i>seg:offset</i> ) to AX
A1	MOV EAX, <i>moffs32*</i>	Move doubleword at ( <i>seg:offset</i> ) to EAX
A2	MOV <i>moffs8*</i> ,AL	Move AL to ( <i>seg:offset</i> )
A3	MOV <i>moffs16*</i> ,AX	Move AX to ( <i>seg:offset</i> )
A3	MOV <i>moffs32*</i> ,EAX	Move EAX to ( <i>seg:offset</i> )
B0+ <i>rb</i>	MOV <i>r8,imm8</i>	Move <i>imm8</i> to <i>r8</i>
B8+ <i>rw</i>	MOV <i>r16,imm16</i>	Move <i>imm16</i> to <i>r16</i>
B8+ <i>rd</i>	MOV <i>r32,imm32</i>	Move <i>imm32</i> to <i>r32</i>
C6 <i>l0</i>	MOV <i>r/m8,imm8</i>	Move <i>imm8</i> to <i>r/m8</i>
C7 <i>l0</i>	MOV <i>r/m16,imm16</i>	Move <i>imm16</i> to <i>r/m16</i>
C7 <i>l0</i>	MOV <i>r/m32,imm32</i>	Move <i>imm32</i> to <i>r/m32</i>

**NOTES:**

\* The *moffs8*, *moffs16*, and *moffs32* operands specify a simple offset relative to the segment base, where 8, 16, and 32 refer to the size of the data. The address-size attribute of the instruction determines the size of the offset, either 16 or 32 bits.

\*\* In 32-bit mode, the assembler may insert the 16-bit operand-size prefix with this instruction (see the following "Description" section for further information).

**Description**

Copies the second operand (source operand) to the first operand (destination operand). The source operand can be an immediate value, general-purpose register, segment register, or memory location; the destination register can be a general-purpose register, segment register, or memory location. Both operands must be the same size, which can be a byte, a word, or a doubleword.

The MOV instruction cannot be used to load the CS register. Attempting to do so results in an invalid opcode exception (#UD). To load the CS register, use the far JMP, CALL, or RET instruction.

## MOV—Move (Continued)

If the destination operand is a segment register (DS, ES, FS, GS, or SS), the source operand must be a valid segment selector. In protected mode, moving a segment selector into a segment register automatically causes the segment descriptor information associated with that segment selector to be loaded into the hidden (shadow) part of the segment register. While loading this information, the segment selector and segment descriptor information is validated (see the “Operation” algorithm below). The segment descriptor data is obtained from the GDT or LDT entry for the specified segment selector.

A null segment selector (values 0000-0003) can be loaded into the DS, ES, FS, and GS registers without causing a protection exception. However, any subsequent attempt to reference a segment whose corresponding segment register is loaded with a null value causes a general protection exception (#GP) and no memory reference occurs.

Loading the SS register with a MOV instruction inhibits all interrupts until after the execution of the next instruction. This operation allows a stack pointer to be loaded into the ESP register with the next instruction (MOV ESP, **stack-pointer value**) before an interrupt occurs<sup>1</sup>. The LSS instruction offers a more efficient method of loading the SS and ESP registers.

When operating in 32-bit mode and moving data between a segment register and a general-purpose register, the 32-bit IA-32 processors do not require the use of the 16-bit operand-size prefix (a byte with the value 66H) with this instruction, but most assemblers will insert it if the standard form of the instruction is used (for example, MOV DS, AX). The processor will execute this instruction correctly, but it will usually require an extra clock. With most assemblers, using the instruction form MOV DS, EAX will avoid this unneeded 66H prefix. When the processor executes the instruction with a 32-bit general-purpose register, it assumes that the 16 least-significant bits of the general-purpose register are the destination or source operand. If the register is a destination operand, the resulting value in the two high-order bytes of the register is implementation dependent. For the Pentium Pro processor, the two high-order bytes are filled with zeros; for earlier 32-bit IA-32 processors, the two high order bytes are undefined.

### Operation

DEST SRC;

Loading a segment register while in protected mode results in special checks and actions, as described in the following listing. These checks are performed on the segment selector and the segment descriptor it points to.

IF SS is loaded;

---

1. Note that in a sequence of instructions that individually delay interrupts past the following instruction, only the first instruction in the sequence is guaranteed to delay the interrupt, but subsequent interrupt-delaying instructions may not delay the interrupt. Thus, in the following instruction sequence:

```
STI
MOV SS, EAX
MOV ESP, EBP
```

interrupts may be recognized before MOV ESP, EBP executes, because STI also delays interrupts for one instruction.

**MOV—Move (Continued)**

```

THEN
    IF segment selector is null
        THEN #GP(0);
    FI;
    IF segment selector index is outside descriptor table limits
        OR segment selector's RPL > CPL
        OR segment is not a writable data segment
        OR DPL > CPL
        THEN #GP(selector);
    FI;
    IF segment not marked present
        THEN #SS(selector);
ELSE
    SS = segment selector;
    SS = segment descriptor;
    FI;
FI;
IF DS, ES, FS, or GS is loaded with non-null selector;
THEN
    IF segment selector index is outside descriptor table limits
        OR segment is not a data or readable code segment
        OR ((segment is a data or nonconforming code segment)
            AND (both RPL and CPL > DPL))
        THEN #GP(selector);
    IF segment not marked present
        THEN #NP(selector);
ELSE
    SegmentRegister = segment selector;
    SegmentRegister = segment descriptor;
    FI;
FI;
IF DS, ES, FS, or GS is loaded with a null selector;
THEN
    SegmentRegister = segment selector;
    SegmentRegister = segment descriptor;
FI;

```

**Flags Affected**

None.

**Protected Mode Exceptions**

#GP(0)                    If attempt is made to load SS register with null segment selector.  
                           If the destination operand is in a nonwritable segment.

**NOP—No Operation**

Opcode	Instruction	Description
90	NOP	No operation

**Description**

Performs no operation. This instruction is a one-byte instruction that takes up space in the instruction stream but does not affect the machine context, except the EIP register.

The NOP instruction is an alias mnemonic for the XCHG (E)AX, (E)AX instruction.

**Flags Affected**

None.

**Exceptions (All Operating Modes)**

None.

# NEXT TIME

- **Conditional Jump Instructions**
- **Short Jumps vs Near Jumps**
- **Logical Instructions (bit manipulation)**
- **More Arithmetic Instructions**

