Distributed by:



www.Jameco.com + 1-800-831-4242


The content and copyrights of the attached material are the property of its owner.



8284A/8284A-1 CLOCK GENERATOR AND DRIVER FOR IAPX 86, 88 PROCESSORS

- Generates the System Clock for the iAPX 86, 88 Processors:
 MHz, 8 MHz with 8284A
 MHz with 8284A-1
- Uses a Crystal or a TTL Signal for Frequency Source
- Provides Local READY and Multibus™ READY Synchronization
- **18-Pin Package**

- Single +5V Power Supply
- Generates System Reset Output from Schmitt Trigger Input
- Capable of Clock Synchronization with Other 8284As
- Available in EXPRESS
 - Standard Temperature Range
 - Extended Temperature Range



8284A/8284A-1 Block Diagram

8284A/8284A-1 Pin Configuration

intel

Table 1. Pin Description

Symbol	Туре	Name and Function
AEN1, AEN2		Address Enable: AEN is an active LOW signal. AEN serves to qualify its respective Bus Ready Signal (RDY1 or RDY2). AEN1 validates RDY1 while AEN2 validates RDY2. Two AEN signal inputs are useful in system configurations which permit the processor to access two Multi-Master System Busses. In non Multi-Master configurations the AEN signal inputs are tied true (LOW).
ADY1, RDY2		Bus Ready: (Transfer Complete). RDY is an active HIGH signal which is an indication from a device located on the system data bus that data has been received, or is available. RDY1 is qualified by AEN1 while RDY2 is qualified by AEN2.
ASYNC		Ready Synchronization Select: ASYNC is an input which defines the synchronization mode of the READY logic. When ASYNC is low, two stages of READY synchronization are provided. When ASYNC is left open (internal pull-up resistor is provided) or HIGH a single stage of READY synchronization is provided.
READY	0	Ready: READY is an active HIGH signal which is the synchronized RDY signal input. READY is cleared after the guaranteed hold time to the processor has been met.
X1, X2	ı	Crystal in: X1 and X2 are the pins to which a crystal is attached. The crystal frequency is 3 times the desired processor clock frequency.
F/C	1	Frequency/Crystal Select: F/C is a strapping option. When strapped LOW, F/C permits the processor's clock to be generated by the crystal. When F/C is strapped HIGH, CLK is generated from the EFI input.
EFI		External Frequency: When F/C is strapped High, CLK is generated from the input frequency appearing on this pin. The input signal is a square wave 3 times the frequency of the desired CLK output.

Symbol	Туре	Name and Function
CLK	0	Processor Clock: CLK is the clock output used by the processor and all devices which directly connect to the processor's local bus (i.e., the bipolar support chips and other MOS devices). CLK has an output frequency which is ½ of the crystal or EFI input frequency and a ½ duty cycle. An output HIGH of 4.5 volts (V _{CC} = 5V) is provided on this pin to drive MOS devices.
PCLK	0	Peripheral Clock: PCLK is a TTL level peripheral clock signal whose output frequency is ½ that of CLK and has a 50% duty cycle.
osc	0	Oscillator Output: OSC is the TTL level output of the internal oscillator circuitry. Its frequency is equal to that of the crystal.
RES	1	Reset in: RES is an active LOW signal which is used to generate RESET. The 8284A provides a Schmitt trigger input so that an RC connection can be used to establish the power-up reset of proper duration.
RESET	0	Reset: RESET is an active HIGH signal which is used to reset the 8086 family processors. Its timing characteristics are determined by RES.
CSYNC	4	Clock Synchronization: CSYNC is an active HIGH signal which allows multiple 8284As to be synchronized to provide clocks that are in phase. When CSYNC is HIGH the internal counters are reset. When CSYNC goes LOW the internal counters are allowed to resume counting. CSYNC needs to be externally synchronized to EFI. When using the internal oscillator CSYNC should be hardwired to ground.
GND		Ground.
Vcc		Power: +5V supply.

FUNCTIONAL DESCRIPTION

General

The 8284A is a single chip clock generator/driver for the iAPX 86, 88 processors. The chip contains a crystal-controlled oscillator, a divide-by-three counter, complete MULTIBUSTM "Ready" synchronization and reset logic. Refer to Figure 1 for Block Diagram and Figure 2 for Pin Configuration.

Oscillator

The oscillator circuit of the 8284A is designed primarily for use with an external series resonant, fundamental mode, crystal from which the basic operating frequency is derived.

The crystal frequency should be selected at three times the required CPU clock. X1 and X2 are the two crystal input crystal connections. For the most stable operation of the oscillator (OSC) output circuit, two series resistors (R₁: = R₂ = 510 Ω) as shown in the waveform figures are recommended. The output of the oscillator is buffered and brought out on OSC so that other system timing signals can be derived from this stable, crystal-controlled source.

For systems which have a V_{CC} ramp time $\geqslant 1V/ms$ and/or have inherent board capacitance between X1 or X2, exceeding 10 pF (not including 8284A pin capacitance), the two 510Ω resistors should be used. This circuit provides optimum stability for the oscillator in such extreme conditions. It is advisable to limit stray capacitances to less than 10 pF on X1 and X2 to minimize deviation from operating at the fundamental frequency.



Clock Generator

The clock generator consists of a synchronous divide-by-three counter with a special clear input that inhibits the counting. This clear input (CSYNC) allows the output clock to be synchronized with an external event (such as another 8284A clock). It is necessary to synchronize the CSYNC input to the EFI clock external to the 8284A. This is accomplished with two Schottky flip-flops. The counter output is a 33% duty cycle clock at one-third the input frequency.

The F/C input is a strapping pin that selects either the crystal oscillator or the EFI input as the clock for the +3 counter. If the EFI input is selected as the clock source, the oscillator section can be used independently for another clock source. Output is taken from OSC.

Clock Outputs

The CLK output is a 33% duty cycle MOS clock driver designed to drive the iAPX 86, 88 processors directly. PCLK is a TTL level peripheral clock signal whose output frequency is ½ that of CLK. PCLK has a 50% duty cycle.

Reset Logic

The reset logic provides a Schmitt trigger input (RES) and a synchronizing flip-flop to generate the reset timing. The reset signal is synchronized to the falling edge of CLK. A simple RC network can be used to provide power-on reset by utilizing this function of the 8284A.

READY Synchronization

Two READY inputs (RDY1, RDY2) are provided to accommodate two Multi-Master system busses. Each input has a qualifier (AEN1 and AEN2, respectively). The AEN signals validate their respective RDY signals. If a Multi-

Master system is not being used the AEN pin should be tied LOW.

Synchronization is required for all asynchronous activegoing edges of either RDY input to guarantee that the RDY setup and hold times are met. Inactive-going edges of RDY in normally ready systems do not require synchronization but must satisfy RDY setup and hold as a matter of proper system design.

The ASYNC input defines two modes of READY synchronization operation.

When ASYNC is LOW, two stages of synchronization are provided for active READY input signals. Positive-going asynchronous READY inputs will first be synchronized to flip-flop one at the rising edge of CLK and then synchronized to flip-flop two at the next falling edge of CLK, after which time the READY output will go active (HIGH). Negative-going asynchronous READY inputs will be synchronized directly to flip-flop two at the falling edge of CLK, after which time the READY output will go inactive. This mode of operation is intended for use by asynchronous (normally not ready) devices in the system which cannot be guaranteed by design to meet the required RDY setup timing, TRIVCL, on each bus cycle.

When ASYNC is high or left open, the first READY flipflop is bypassed in the READY synchronization logic. READY inputs are synchronized by flip-flop two on the falling edge of CLK before they are presented to the processor. This mode is available for synchronous devices that can be guaranteed to meet the required RDY setup time.

ASYNC can be changed on every bus cycle to select the appropriate mode of synchronization for each device in the system.




Figure 3. CSYNC Synchronization



ABSOLUTE MAXIMUM RATINGS*

 "NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS ($T_A = 0$ °C to 70°C, $V_{CC} = 5V \pm 10$ %)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
1 _F	Forward Input Current (ASYNC) Other Inputs		-1.3 -0.5	mA mA	$V_F = 0.45V$ $V_F = 0.45V$
I _R .	Reverse Input Current (ASYNC) Other Inputs		50 50	μ Α . μ Α	$V_R = V_{CC}$ $V_R = 5.25V$
V _C	Input Forward Clamp Voltage		- 1.0	V	$I_C = -5 \text{ mA}$
Icc	Power Supply Current		162	mA	
V _{IL}	Input LOW Voltage		0.8	V	
V _{IH}	Input HIGH Voltage	2.0		V	,
VIHR	Reset Input HIGH Voltage	2.6		٧	
VoL	Output LOW Voltage		0.45	٧	5mA
V _{OH}	Output HIGH Voltage CLK Other Outputs	4 2.4		V	-1 mA -1 mA
VIHR-VILR	RES input Hysteresis	0.25		V	

A.C. CHARACTERISTICS ($T_A = 0$ °C to 70°C, $V_{CC} = 5V \pm 10$ %)

TIMING REQUIREMENTS

Symbol	Parameter Parameter	Min.	Max.	Units	Test Conditions
teHEL	External Frequency HIGH Time	13		ns	90%-90% V _{IN}
teleh	External Frequency LOW Time	13		ns	10% - 10% V _{IN}
†ELEL	EFI Period	33		ns	(Note 1)
	XTAL Frequency	12	25	MHz	
t _{R1VCL}	RDY1, RDY2 Active Setup to CLK	. 35		ns	ASYNC = HIGH
t _{R1VCH}	RDY1, RDY2 Active Setup to CLK	35		ns	ASYNC = LOW
t _{R1} VCL	RDY1, RDY2 Inactive Setup to CLK	35		ns	
t _{CLR1X}	RDY1, RDY2 Hold to CLK	0		ns	<u></u>
tayvcl	ASYNC Setup to CLK	50		ns	<u> </u>
†CLAYX	ASYNC Hold to CLK	0		ns	
t _{A1VR1V}	AEN1, AEN2 Setup to RDY1, RDY2	15		ns	
t _{CLA1X}	AEN1, AEN2 Hold to CLK	0		ns	
tyheh	CSYNC Setup to EFI	20		ns	
tEHYL	CSYNC Hold to EFI	10		ns,	
tyhyL	CSYNC Width	2·tELEL		ns	
tinhoL	RES Setup to CLK	65		กร	(Note 1)
tcuih	RES Hold to CLK	20		ns	(Note 1)




A.C. CHARACTERISTICS (Continued) TIMING RESPONSES

Symbol	Parameter Parameter	Min. 8284A	Min. 8284A-1	Max.	Unite	Test Conditions
tolor	CLK Cycle-Period	125	100		ns	
tchcL	CLK HIGH Time	(1/3 t _{CLCL})+2	39		ns	
tclch	CLK LOW Time	(3/3 t _{CLCL}) - 15	53		ns	
t _{CH1CH2}	CLK Rise or Fall Time			10	ns	1.0V to 3.5V
†PHPL	PCLK HIGH Time	t _{CLCL} -20	t _{CLCL} -20		ns	
t _{PLPH}	PCLK LOW Time	_t _{CLCL} -20	t _{CLCL} -20		ns	
TRYLCL	Ready Inactive to CLK (See Note 3)	8	-8		ns.	
tayhch	Ready Active to CLK (See Note 2)	(3/3 t _{CLCL}) - 15	53		ns	
tout	CLK to Reset Delay			40	ns	
t _{CLPH}	CLK to PCLK HIGH DELAY			22	ns	
tCLPL	CLK to PCLK LOW Delay			22	ns	
tolch	OSC to CLK HIGH Delay	-5	-5	22	ns	
toucu	OSC to CLK LOW Delay	2	2	35	ns	
тогон	Output Rise Time (except CLK)			20	ns	From 0.8V to 2.0\
tohol	Output Fail Time (except CLK)			12	ns	From 2.0V to 0.8\


NOTES

- 1. Setup and hold necessary only to guarantee recognition at next clock.
- 2. Applies only to T3 and TW states.
- 3. Applies only to T2 states.

A.C. TESTING INPUT, OUTPUT WAVEFORM





A.C. TESTING LOAD CIRCUIT






WAVEFORMS









WAVEFORMS (Continued)






Clock High and Low Time (Using X1, X2)




Clock High and Low Time (Using EFI)





Ready to Clock (Using X1, X2)



Ready to Clock (Using EFI)

NOTES: 1. C_L = 100 pF 2. C_L = 30 pF