

x86 Assembly Language--Subroutines

CMSC 313
Sections 01, 02

Stack Instructions

2

Stack Instructions

- PUSH *op*
 - the stack pointer ESP is decremented by the size of the operand
 - the operand is copied to [ESP]
- POP *op*
 - the reverse of PUSH
 - [ESP] is copied to the destination operand
 - ESP is incremented by the size of the operand

3

Stack Instructions

- Where is the stack?
 - The stack has its own section
 - Linux processes wake up with ESP initialized properly
 - Memory available to the stack set using 'limit'
 - New items are added to the stack from higher to lower memory addresses

4

“Stack-Speak”

- Two alternative ways to talk about the stack:
 - Some people visualize memory with addresses increasing as you move from top to bottom (of the paper or board); they say:
“The stack grows ‘upwards’, towards smaller addresses” (fits the “stack of plates” metaphor)
 - Others visualize memory with addresses increasing as you move up the board, so they say:
“The stack grows ‘downwards’, toward lower addresses”

5

INSTRUCTION SET REFERENCE



PUSH—Push Word or Doubleword Onto the Stack

Opcode	Instruction	Description
FF 6F	PUSH 16-bit	Push 16-bit
F7 6F	PUSH 8-bit	Push 8-bit
50-5F	PUSH r16	Push r16
51-5F	PUSH r32	Push r32
6A	PUSH 16-bit	Push 16-bit
6B	PUSH 8-bit	Push 8-bit
6C	PUSH 16-bit	Push 16-bit
6D	PUSH 32-bit	Push 32-bit
6E	PUSH 16-bit	Push 16-bit
6F	PUSH 32-bit	Push 32-bit
7E	PUSH SS	Push SS
7F	PUSH DS	Push DS
80	PUSH ES	Push ES
81-83	PUSH r16	Push r16
84-86	PUSH r32	Push r32

Description
 Decreases the stack pointer and then stores the source operand on the top of the stack. The address-size attribute of the stack segment determines the stack pointer size (16 bits or 32 bits). The address-size attribute of the source operand determines the stack pointer increment. For example, if these address-size attributes are 32, the 32-bit ESP register stack pointer is incremented by 4 and, if they are 16, the 16-bit SP register is decremented by 2. The #Pq in the stack segment's segment descriptor determines the stack's address-size attribute, and the #Pq in the current code segment's segment descriptor, along with prefixes, determines the operand-size attribute and also the address-size attribute of the source operand. Pushing a doubleword onto the stack address-size attribute is 32 can result in a misaligned stack pointer (that is, the stack pointer is not aligned on a doubleword boundary).

The PUSH ESP instruction pushes the value of the ESP register as it existed before the instruction was executed. Thus, if a PUSH instruction uses a memory operand in which the ESP register is used as a base register for computing the operand address, the effective address of the operand is computed before the ESP register is decremented.

In the real-address mode, if the ESP or SP register is 1 when the PUSH instruction is executed, the processor shuts down due to a lack of stack space. No exception is generated to indicate this condition.

IA-32 Architecture Compatibility

For IA-32 processors from the Intel 286 on, the PUSH ESP instruction pushes the value of the ESP register as it existed before the instruction was executed. This is also true in the real-address and virtual-8086 modes. For the Intel 8086 processor, the PUSH SP instruction pushes the new value of the SP register (that is, the value after it has been decremented by 2).

6

intel INSTRUCTION SET REFERENCE

PUSH—Push Word or Doubleword Onto the Stack (Continued)

Operation

```

IF StackAddrSize == 32
THEN
  IF OperandSize == 32
  THEN
    ESP = ESP - 4
    SS:ESP = SRC; (* push doubleword *)
  ELSE (* OperandSize == 16 *)
    SS:ESP = SRC; (* push word *)
  FI
ELSE (* StackAddrSize == 16 *)
  IF OperandSize == 16
  THEN
    SS:SP = SRC; (* push word *)
  ELSE (* OperandSize == 32 *)
    SS:SP = SRC; (* push doubleword *)
  FI
FI
  
```

Flags Affected

None.

Protected Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register is used to access memory and it contains a null segment selector.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(0)(no-uid) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

7

3-611



intel INSTRUCTION SET REFERENCE

POP—Pop a Value from the Stack

Opcode	Instruction	Description
8F 06	POP r16	Pop top of stack into r16; increment stack pointer
8F 05	POP r15	Pop top of stack into r15; increment stack pointer
8B 06	POP r16	Pop top of stack into r16; increment stack pointer
8B 05	POP r15	Pop top of stack into r15; increment stack pointer
8F	POP DS	Pop top of stack into DS; increment stack pointer
8F	POP ES	Pop top of stack into ES; increment stack pointer
8F	POP FS	Pop top of stack into FS; increment stack pointer
8F	POP GS	Pop top of stack into GS; increment stack pointer

Description

Loads the value from the top of the stack to the location specified with the destination operand and then increments the stack pointer. The destination operand can be a general-purpose register, memory location, or segment register.

The address-size attribute of the stack segment determines the stack pointer size (16 bits or 32 bits—the source address size), and the operand-size attribute of the current code segment determines the amount the stack pointer is incremented (2 bytes or 4 bytes). For example, if the address- and operand-size attributes are 32, the 32-bit ESP register (stack pointer) is incremented by 4 and, if it was 16, the 16-bit SP register is incremented by 2. (The R flag in the stack segment's segment descriptor determines the stack's address-size attribute, and the D flag in the current code segment's segment descriptor, along with prefixes, determines the operand-size attribute and also the address-size attribute of the destination operand.)

If the destination operand is one of the segment registers DS, ES, FS, GS, or SS, the value loaded into the register must be a valid segment selector. In protected mode, popping a segment selector into a segment register automatically causes the descriptor information associated with that segment selector to be loaded into the hidden (shadow) part of the segment register and causes the selector and the descriptor information to be validated (see the "Selectors" section below).

A null value (0000-0000) may be popped into the DS, ES, FS, or GS register without causing a general protection fault. However, any subsequent attempt to reference a segment whose corresponding segment register is loaded with a null value causes a general protection exception (#GP). In this situation, no memory reference occurs and the actual value of the segment register is null.

The POP instruction cannot pop a value into the CS register. To load the CS register from the stack, use the RET instruction.

If the ESP register is used as a base register for addressing a destination operand in memory, the POP instruction compares the effective address of the operand after it increments the ESP register. For the case of a 16-bit stack where ESP wraps to fill as a word of the POP instruction, the resulting location of the memory write is processor family specific.

8

3-669



intel INSTRUCTION SET REFERENCE

POP—Pop a Value from the Stack (Continued)

The POP instruction increments the stack pointer (ESP) before data at the old top of stack is written into the destination.

A POP instruction enables all interrupts, including the NMI interrupt, until after execution of the next instruction. This action allows sequential execution of POP and MOV ESP instructions without the danger of having a invalid stack during an interrupt. However, use of the IRET instruction is the preferred method of loading the SS and ESP registers.

Operation

```

IF StackAddrSize == 32
THEN
  IF OperandSize == 32
  THEN
    DEST = SS:ESP; (* copy a doubleword *)
    ESP = ESP + 4
    SS:DEST = SRC; (* copy a word *)
  ELSE (* OperandSize == 16 *)
    SS:DEST = SRC; (* copy a word *)
  FI
ELSE (* StackAddrSize == 16 *)
  IF OperandSize == 16
  THEN
    DEST = SS:SP; (* copy a word *)
    SP = SP + 2
    SS:DEST = SRC; (* copy a doubleword *)
  ELSE (* OperandSize == 32 *)
    SS:SP = SRC; (* copy a doubleword *)
    SP = SP + 4
  FI
FI
  
```

Flags Affected

Loading a segment register while in protected mode results in special checks and actions, as described in the following listing. These checks are performed on the segment selector and the segment descriptor it points to.

If SS is loaded:

```

THEN
  IF segment selector is null
  THEN
    #ERR(AFP0)
  
```

1. Note that if a sequence of instructions that individually delay interrupts (and the following instruction, only the first instruction in the sequence) is followed by a delay instruction, the interrupt acknowledgment interrupt-delaying sequence may not delay the interrupt. Thus, in the following example, the interrupt delay instruction is not recognized before the POP instruction, because ETI only delays interrupts for one instruction.


```

POP EDI
POP EAX

```

9

3-666



intel

INSTRUCTION SET REFERENCE

CALL—Call Procedure

Opcode	Instruction	Description
ES or	CALL r/m16	Call near relative displacement relative to next instruction
ES or	CALL r/m32	Call near relative displacement relative to next instruction
FF 0	CALL r/m16	Call near absolute indirect address given in r/m16
FF 1	CALL r/m32	Call near absolute indirect address given in r/m32
9E or	CALL r/m16	Call far absolute indirect given in r/m16
9F or	CALL r/m32	Call far absolute indirect given in r/m32
9E or	CALL r/m16	Call far absolute indirect address given in r/m16
9F or	CALL r/m32	Call far absolute indirect address given in r/m32

Description

Stores procedure linking information on the stack and branches to the procedure (called procedure) specified with the displacement (target operand). The target operand specifies the address of the first instruction in the called procedure. This operand can be an immediate value, a general-purpose register, or a memory location.

This instruction can be used to execute four different types of calls:

- Near call—A call to a procedure within the current code segment (segment currently pointed to by the CS register), sometimes referred to as an intrasegment call.
- Far call—A call to a procedure located in a different segment than the current code segment, sometimes referred to as an intersegment call.
- Inter-privilege-level far call—A far call to a procedure in a segment at a different privilege level than that of the currently executing program or procedure.
- Task switch—A call to a procedure located in a different task.

The latter two call types (inter-privilege-level call and task switch) can only be executed in protected mode. See the section titled "Calling Procedures Using Call and RET" in Chapter 6 of the *IA-32 Intel Architecture Software Developer's Manual, Volume 1*, for additional information on near, far, and inter-privilege-level calls. See Chapter 6, Task Management, in the *IA-32 Intel Architecture Software Developer's Manual, Volume 3*, for information on performing task switches with the CALL instruction.

Near Call: When executing a near call, the processor pushes the value of the RIP register (which contains the offset of the instruction following the CALL instruction) onto the stack (one byte for a 16-bit operand and two bytes for a 32-bit operand) directly onto the RIP register. If the operand-size attribute is 16, the upper two bytes of the RIP register are cleared to 0, resulting in a maximum instruction pointer size of 16 bits. When executing an absolute offset indirectly using the stack pointer (RSP) as a base register, the base value used is the value of the RIP before the instruction executes.)

A relative offset (r/m16 or r/m32) is generally specified as a label in assembly code, but as the machine code level, it is encoded as a signed, 16- or 32-bit immediate value. This value is added to the value in the RIP register. As with absolute offsets, the operand-size attribute determines the size of the target operand (16 or 32 bits).

Far Calls to Real-Address or Virtual-8086 Mode: When executing a far call in real-address or virtual-8086 mode, the processor pushes the current value of both the CS and RIP registers onto the stack (one or two as a near-instruction pointer). The processor then performs a "near branch" to the code segment and offset specified with the target operand for the called procedure. If the target operand specifies an absolute far address either directly with a pointer (r/m16 or r/m32) or indirectly with a memory location (r/m16 or r/m32), with the pointer method, the segment and offset of the called procedure is encoded in the instruction, using a 4-byte (16-bit operand size) or 8-byte (32-bit operand size) far address immediate. With the indirect method, the target operand specifies a memory location that contains a 4-byte (16-bit operand size) or 8-byte (32-bit operand size) far address. The operand-size attribute determines the size of the offset (16 or 32 bits) in the far address. The far address is loaded directly into the CS and RIP registers. If the operand-size attribute is 16, the upper two bytes of the RIP register are cleared to 0.

Far Calls to Protected Mode: When the processor is operating in protected mode, the CALL instruction can be used to perform the following three types of far calls:

- Far call to the same privilege level.
- Far call to a different privilege level (inter-privilege-level call).
- Task switch (far call to another task).

In protected mode, the processor always uses the segment selector part of the far address to access the corresponding descriptor in the GDTR or LDT. The descriptor type (task segment, call gate, task gate, or TSS) and access rights determine the type of call operation to be performed.

If the called descriptor is a far code segment, a far call to a code segment at the same privilege level is performed. If the called code segment is a different privilege level and the code segment is non-conforming, a general-protection exception is generated. A far call to the same privilege level in protected mode is very similar to one carried out in real-address or virtual-8086 mode. The target operand specifies an absolute far address either directly with a pointer (r/m16 or r/m32) or indirectly with a memory location (r/m16 or r/m32). The operand-size attribute determines the size of the offset (16 or 32 bits) in the far address. The near code segment selector and its descriptor are loaded into CS register and the offset from the instruction is loaded into the RIP register.

13

intel

INSTRUCTION SET REFERENCE

CALL—Call Procedure (Continued)

For a near call, an absolute offset is specified indirectly in a general-purpose register or a memory location (r/m16 or r/m32). The operand-size attribute determines the size of the target operand (16 or 32 bits). Absolute offsets are loaded directly onto the RIP register. If the operand-size attribute is 16, the upper two bytes of the RIP register are cleared to 0, resulting in a maximum instruction pointer size of 16 bits. When accessing an absolute offset indirectly using the stack pointer (RSP) as a base register, the base value used is the value of the RIP before the instruction executes.)

A relative offset (r/m16 or r/m32) is generally specified as a label in assembly code, but as the machine code level, it is encoded as a signed, 16- or 32-bit immediate value. This value is added to the value in the RIP register. As with absolute offsets, the operand-size attribute determines the size of the target operand (16 or 32 bits).

Far Calls to Real-Address or Virtual-8086 Mode: When executing a far call in real-address or virtual-8086 mode, the processor pushes the current value of both the CS and RIP registers onto the stack (one or two as a near-instruction pointer). The processor then performs a "near branch" to the code segment and offset specified with the target operand for the called procedure. If the target operand specifies an absolute far address either directly with a pointer (r/m16 or r/m32) or indirectly with a memory location (r/m16 or r/m32), with the pointer method, the segment and offset of the called procedure is encoded in the instruction, using a 4-byte (16-bit operand size) or 8-byte (32-bit operand size) far address immediate. With the indirect method, the target operand specifies a memory location that contains a 4-byte (16-bit operand size) or 8-byte (32-bit operand size) far address. The operand-size attribute determines the size of the offset (16 or 32 bits) in the far address. The far address is loaded directly into the CS and RIP registers. If the operand-size attribute is 16, the upper two bytes of the RIP register are cleared to 0.

Far Calls to Protected Mode: When the processor is operating in protected mode, the CALL instruction can be used to perform the following three types of far calls:

- Far call to the same privilege level.
- Far call to a different privilege level (inter-privilege-level call).
- Task switch (far call to another task).

In protected mode, the processor always uses the segment selector part of the far address to access the corresponding descriptor in the GDTR or LDT. The descriptor type (task segment, call gate, task gate, or TSS) and access rights determine the type of call operation to be performed.

If the called descriptor is a far code segment, a far call to a code segment at the same privilege level is performed. If the called code segment is a different privilege level and the code segment is non-conforming, a general-protection exception is generated. A far call to the same privilege level in protected mode is very similar to one carried out in real-address or virtual-8086 mode. The target operand specifies an absolute far address either directly with a pointer (r/m16 or r/m32) or indirectly with a memory location (r/m16 or r/m32). The operand-size attribute determines the size of the offset (16 or 32 bits) in the far address. The near code segment selector and its descriptor are loaded into CS register and the offset from the instruction is loaded into the RIP register.

14

intel

INSTRUCTION SET REFERENCE

CALL—Call Procedure (Continued)

TASK-GATE

If task gate CPL = CPL or RPL:
 THEN #P(=task gate selector);
 FI;
 IF task gate not present:
 THEN #NP(=task gate selector);
 FI;
 Read the TSS segment selector in the task-gate descriptor.
 IF TSS segment selector recognized to be in use to load:
 OR index not within GDT entry:
 THEN #P(TSS selector);
 FI;
 Access TSS descriptor in GDT;
 IF TSS descriptor specifies that the TSS is busy (low-order 5 bits set to 00001):
 FI;
 IF TSS not present:
 THEN #P(TSS selector);
 FI;
 THEN #NP(TSS selector);
 FI;
 SMITCHA TASKS (with scaling in TSS);
 IF ESP not within code segment limit:
 THEN #P(0);
 FI;
 END;

TASK-STATE SEGMENT

IF TSS SPL = CPL or RPL:
 OR TSS descriptor indicates TSS not available:
 THEN #P(TSS selector);
 FI;
 IF TSS not present:
 THEN #NP(TSS selector);
 FI;
 SMITCHA TASKS (with scaling in TSS);
 IF ESP not within code segment limit:
 THEN #P(0);
 FI;
 END;

Flags Affected

All flags are affected if a task switch occurs, no flags are affected if a task switch does not occur.

15

int. INSTRUCTION SET REFERENCE

RET—Return from Procedure

Opcode	Instruction	Description
CB	RET	Near return to calling procedure
CB	RET	Far return to calling procedure
CA or	RET rword16	Near return to calling procedure and pop rword16 bytes from stack
CA or	RET rword16	Far return to calling procedure and pop rword16 bytes from stack

Description

Transfers program control to a return address located on the top of the stack. The address is usually placed on the stack by a CALL instruction, and the return is made to the instruction that follows the CALL instruction.

The optional source operand specifies the number of stack bytes to be released after the return address is popped. The default is zero. This operand can be used to release parameters from the stack that were passed to the called procedure and are no longer needed. It must be used when the CALL instruction used to invoke a near procedure uses a valid gate code to save one word count to access the new procedure. Here, the source operand for the RET instruction must specify the same number of bytes as is specified in the word count field of the call gate.

The RET instruction can be used to execute three different types of returns:

- Near return—A return to a calling procedure within the current code segment (the segment currently pointed to by the CS register), sometimes referred to as an intrasegment return.
- Far return—A return to a calling procedure located in a different segment than the current code segment, sometimes referred to as an intersegment return.
- Inter-privilege-level far return—A far return to a different privilege level than that of the currently executing program or procedure.

The inter-privilege-level return type can only be executed in protected mode. See the section titled "Calling Procedures Using CALL and RET" in Chapter 10 of the *IA-32 Intel Architecture Software Developer's Manual, Volume 1*, for detailed information on near, far, and inter-privilege-level returns.

When executing a near return, the processor pops the return instruction pointer (offset) from the top of the stack into the EIP register and begins program execution at the new instruction pointer. The CS register is unchanged.

When executing a far return, the processor pops the return instruction pointer from the top of the stack into the EIP register, then pops the segment selector from the top of the stack into the CS register. The processor then begins program execution in the new code segment at the new instruction pointer.

16 3477



int. INSTRUCTION SET REFERENCE

RET—Return from Procedure (Continued)

The mechanics of an inter-privilege-level far return are similar to an intersegment return, except that the processor executes the privilege levels and access rights of the code and stack segments being returned to determine if the control transfer is allowed to be made. The DS, ES, FS, and GS segment registers are cleared by the RET instruction during an inter-privilege-level return if they refer to segments that are not allowed to be accessed at the new privilege level. Since a stack switch also occurs on an inter-privilege-level return, the EIP and CS registers are loaded from the stack.

If parameters are passed to the called procedure during an inter-privilege-level call, the optional source operand must be used with the RET instruction to release the parameters on the return. Here, the parameters are released both from the called procedure's stack and the calling procedure's stack (that is, the stack being returned to).

Operation

```

if near return?
if instruction near return
THEN
  if Operandsize = 32
  THEN
    if top 12 bytes of stack not within stack limits THEN #SS(0); FI
    ESP = Param;
    ELSE (* Operandsize = 16 *)
    if top 6 bytes of stack not within stack limits
    THEN #SS(0);
    FI;
    jmpESP Param;
    jmpESP near EIP AND 0000FFFFH;
    if valid? then code segment index THEN #EIP(0); FI;
    EIP = jmpESP;
  FI;
  if instruction has immediate operand
  THEN if StackAddressOver2?
  THEN
    ESP = SRC; (* release parameters from stack *)
    ELSE (* StackAddressOver16 *)
    EIP = SRC; (* release parameters from stack *)
  FI;
  FI;
  (* real address mode or virtual 8086 mode *)
  if (RPL = 0) OR (RPL = 1 AND VM = 1) AND instruction far return
  THEN;
  
```

17 3478



int. INSTRUCTION SET REFERENCE

RET—Return from Procedure (Continued)

```

ELSE (* Operandsize=16 *)
  ESP = Param;
  ESP = ESP AND 0000FFFFH;
  CS = Param; (* 16-bit pop, segment descriptor information also loaded *)
  CSPL = CR0;
  ESP = ESP + SRC; (* release parameters from called procedure's stack *)
  jmpESP Param;
  jmpDS Param; (* 16-bit pop, segment descriptor information also loaded *)
  (* segment descriptor information also loaded *)
  ESP = jmpESP;
  DS = jmpDS;
FI;
FOR each of segment register (ES, FS, GS, and DS)
DO
  if segment register points to data or non-conforming code segment
  AND CR0 = segment descriptor DSPL (* DSPL is address part of segment register *)
  THEN (* segment register invalid *)
    SegmentSelector = 0; (* null segment selector *)
  FI;
DO;
  For each of ES, FS, GS, and DS
  DO
    if segment selector index is not within descriptor table limits
    OR segment descriptor indicates the segment is not a data or
    executable code segment
    OR if the segment is a data or non-conforming code segment and the segment
    descriptor's CPL = CR0 or RPL of code segment is segment selector
    THEN
      Segment selector register null selector;
    DO;
      ESP = SRC; (* release parameters from calling procedure's stack *)
    FI;
  FI;

```

Flags Affected

None.

Protected Mode Exceptions

#GP(N) If the return code or stack segment selector null.

#GP(N) If the return instruction pointer is not within the return code segment limit.

#GP(N) If the RPL of the return code segment selector is less than the CPL.

#GP(N) If the return code or stack segment selector index is not within its descriptor table limits.

If the return code segment descriptor does not indicate a code segment.

18 3481



```

; File: subroutine.asm
;
; example of subroutines in assembly language.
define STDOOV 1
define STCALL_EXIT 1
define STCALL_WRITE 4

SECTION .data           ; initialised data section
msg1: db "Hello World", 10, 0
msg2: db "Good-bye, blue sky", 10, 0

SECTION .text           ; Code section.
global _start           ; let linker see entry point
_start: nop             ; Entry point.
; address for gdb

mov     eax, msg1       ; print first string
call   print

mov     eax, msg2
call   print           ; print second string

; final exit
;
print: mov     eax, STCALL_EXIT ; exit function
       mov     ebx, 0          ; exit code, 0:normal
       int    0x80           ; ask kernel to take over

```

19



```

; Subroutine print
; writes null-terminated string with address in eax
;
print: ; find \0 character and count length of string
;
       mov     edi, eax     ; use edi as index
       mov     ecx, 0      ; initialise count

count: cmp     [edi], byte 0 ; null char?
       je     end_count
       inc     edi         ; update index & count
       jmp   short count

end_count:
; make syscall to write
; ebx already has length of string
;
       mov     ecx, eax     ; Arg2: addr of message
       mov     eax, STCALL_WRITE ; write function
       mov     ebx, STDOOV  ; Arg1: file descriptor
       int    0x80        ; ask kernel to write

; end of subroutine

```

20



```

linux32 gdb 4.out
GNU gdb 19991204
Copyright 1998 Free Software Foundation, Inc.

(gdb) disas *start
Dump of assembler code for function print:
0x04808100 <start+0>: mov     eax, 0x04808100
0x04808106 <start+6>: call   0x0480810a <print>
0x0480810b <start+11>: mov     eax, 0x0480810c
0x04808109 <start+15>: call   0x0480810a <print>
0x0480810d <start+17>: mov     eax, 0x1
0x0480810e <start+18>: mov     ebx, 0x0
0x0480810f <start+19>: int    0x80
End of assembler dump.

(gdb) break *start
Breakpoint 1 at 0x04808101
(gdb) break *print
Breakpoint 2 at 0x0480810a

(gdb) run
Starting program: /afs/umbc.edu/users/c/h/chang/home/asm/sub/a.out

Breakpoint 1, 0x04808101 in print ()
(gdb) print/a %eax
$1 = 0xffffffff
(gdb) cont
Continuing.

Breakpoint 2, 0x0480810a in print ()
(gdb) print/a %eax
$2 = 0x7fffffff
(gdb) s/lvcs %eax
0x7fffffff: 0x0480810b

```

21



```

(gdb) cont
Continuing.
Hello World

Hex@point 2, 0x00400a1 in print ()
(gdb) print/a $eax
$3 = 0x00400a4
(gdb) x/200b $msg2
0x00400a4 0msg2>: 71 '0' 111 'o' 111 'o' 100 'd' 45 '-' 98
'0' 121 'y' 101 '-'
0x00400a5 0msg2+8>: 44 ',' 32 ' ' 98 'b' 108 'l' 117 'u' 101
'0' 20 ' ' 115 'a'
0x00400a6 0msg2+16>: 107 'k' 121 'y' 10 'l'u' 0 '\000'
(gdb) x/10c $msg
0x7ffffb0c: 0x0040095

(gdb) cont
Continuing.
Good-bye, blue sky
Program exited normally.
(gdb) quit
linux24 exit

```

22

```

; File: recursive.asm
;
; example of subroutines in assembly language.
define STDOUT 1
define SYSCALL_EXIT 1
define SYSCALL_WRITE 4

SECTION .data ; initialized data section
msg1: db "Hello World", 10, 0 ; C-style \0 terminated string
msg2: db 10, "Good-bye, blue sky", 10, 0
char: db 0, 0 ; single char followed by \0

SECTION .text ; Code section.
global _start
_start: nop ; let loader see entry point
print: ; address for gdb

mov eax, msg1 ; print first string
call print

mov al, '5' ;
call recurse

mov eax, msg2 ; print second string
call print

; final exit
print: mov eax, SYSCALL_EXIT ; exit function
mov ebx, 0 ; exit code, 0=normal
int 0x80 ; ask kernel to take over

```

23

```

; A recursive subroutine
; counts down to '0'
; parameter stored in register al
recurse:
cmp al, '0' ; don't go below '0'
jae reset ; go back
recurse:
push ax ; save al
dec al ; param for recursive call
call recurse ; recursively count down
pop ax ; restore count
mov [char], al ; prepare string for print
mov eax, char ; param for print subrou.
call print
ret

; Subroutine print
; writes null-terminated string with address in eax
;
print: ; find \0 character and count length of string
;
mov edi, eax ; use edi as index
mov ebx, 0 ; initialize count
count: cmp [edi], byte 0 ; null char?
je end_count ; update index & count
inc edi ; update index & count
inc ebx ; short count
jmp count
end_count:
; make syscall to write
; ebx already has length of string
;
mov ebx, eax ; Arg1: addr of message
mov eax, SYSCALL_WRITE ; write function
mov ebx, STDOUT ; Arg1 file descriptor
int 0x80 ; ask kernel to write
ret

; end of subroutine
linux24 main -f elf recursive.asm

```

24