

## x86 Assembly Language IV

CMSC 313  
Sections 01, 02

---

---

---

---

---

---

---

---

## Bit Manipulation

2

---

---

---

---

---

---

---

---

## Logical (Bit Manipulation) Instructions

- **AND: used to clear bits (store 0 in the bits):**
  - To clear the lower 4 bits of the AL register:

```
AND AL, F0h      1101 0110
                  1111 0000
                  1101 0000
```
- **OR: used to set bits (store 1 in the bits):**
  - To set the lower 4 bits of the AL register:

```
OR AL, 0Fh      1101 0110
                  0000 1111
                  1101 1111
```
- **NOT: flip all the bits**
- **Shift and Rotate instructions move bits around**

3

---

---

---

---

---

---

---

---

**intel** INSTRUCTION SET REFERENCE

**AND—Logical AND**

Opcode	Instruction	Description
24 0F	AND rA, r/m16	AL AND r/m16
25 0F	AND rA, r/m16B	AX AND r/m16B
26 0F	AND rA, r/m16C	AX AND r/m16C
27 0F	AND rA, r/m16D	AX AND r/m16D
28 0F	AND rA, r/m16E	AX AND r/m16E
29 0F	AND rA, r/m16F	AX AND r/m16F
30 0F	AND rA, r/m16G	AX AND r/m16G
31 0F	AND rA, r/m16H	AX AND r/m16H
32 0F	AND rA, r/m16I	AX AND r/m16I
33 0F	AND rA, r/m16J	AX AND r/m16J
34 0F	AND rA, r/m16K	AX AND r/m16K
35 0F	AND rA, r/m16L	AX AND r/m16L
36 0F	AND rA, r/m16M	AX AND r/m16M
37 0F	AND rA, r/m16N	AX AND r/m16N
38 0F	AND rA, r/m16O	AX AND r/m16O
39 0F	AND rA, r/m16P	AX AND r/m16P
3A 0F	AND rA, r/m16Q	AX AND r/m16Q
3B 0F	AND rA, r/m16R	AX AND r/m16R
3C 0F	AND rA, r/m16S	AX AND r/m16S
3D 0F	AND rA, r/m16T	AX AND r/m16T
3E 0F	AND rA, r/m16U	AX AND r/m16U
3F 0F	AND rA, r/m16V	AX AND r/m16V
40 0F	AND rA, r/m16W	AX AND r/m16W
41 0F	AND rA, r/m16X	AX AND r/m16X
42 0F	AND rA, r/m16Y	AX AND r/m16Y
43 0F	AND rA, r/m16Z	AX AND r/m16Z
44 0F	AND rA, r/m16[3]	AX AND r/m16[3]

**Description**  
Performs a bitwise AND operation on the destination (first and source (second) operands and stores the result in the destination operand location. The source operand can be a register, a memory location, or a memory reference. (However, two memory operands cannot be used in one instruction.) Each bit of the result of the AND instruction is set to 1 if both corresponding bits of the first and second operands are 1; otherwise, it is set to 0.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

**Operation**  
DEST ← DEST AND SRC.

**Flags Affected**  
The OF and CF flags are cleared. The SF, ZF, and PF flags are set according to the result. The state of the AF flag is unaffected.

**Protected Mode Exceptions**  
#GP(0) If the destination operand points to a nonwritable segment.  
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.  
If the DS, ES, FS, or GS register contains a null segment selector.

4 341



**intel** INSTRUCTION SET REFERENCE

**OR—Logical Inclusive OR**

Opcode	Instruction	Description
0C 0F	OR rA, r/m16	AL OR r/m16
0D 0F	OR rA, r/m16B	AX OR r/m16B
0E 0F	OR rA, r/m16C	AX OR r/m16C
0F 0F	OR rA, r/m16D	AX OR r/m16D
10 0F	OR rA, r/m16E	AX OR r/m16E
11 0F	OR rA, r/m16F	AX OR r/m16F
12 0F	OR rA, r/m16G	AX OR r/m16G
13 0F	OR rA, r/m16H	AX OR r/m16H
14 0F	OR rA, r/m16I	AX OR r/m16I
15 0F	OR rA, r/m16J	AX OR r/m16J
16 0F	OR rA, r/m16K	AX OR r/m16K
17 0F	OR rA, r/m16L	AX OR r/m16L
18 0F	OR rA, r/m16M	AX OR r/m16M
19 0F	OR rA, r/m16N	AX OR r/m16N
1A 0F	OR rA, r/m16O	AX OR r/m16O
1B 0F	OR rA, r/m16P	AX OR r/m16P
1C 0F	OR rA, r/m16Q	AX OR r/m16Q
1D 0F	OR rA, r/m16R	AX OR r/m16R
1E 0F	OR rA, r/m16S	AX OR r/m16S
1F 0F	OR rA, r/m16T	AX OR r/m16T
20 0F	OR rA, r/m16U	AX OR r/m16U
21 0F	OR rA, r/m16V	AX OR r/m16V
22 0F	OR rA, r/m16W	AX OR r/m16W
23 0F	OR rA, r/m16X	AX OR r/m16X
24 0F	OR rA, r/m16Y	AX OR r/m16Y
25 0F	OR rA, r/m16Z	AX OR r/m16Z

**Description**  
Performs a bitwise inclusive OR operation between the destination (first and source (second) operands and stores the result in the destination operand location. The source operand can be a register, a memory location, or a memory reference. (However, two memory operands cannot be used in one instruction.) Each bit of the result of the OR instruction is set to 1 if both corresponding bits of the first and second operands are 0; otherwise, each bit is set to 1.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

**Operation**  
DEST ← DEST OR SRC.

**Flags Affected**  
The OF and CF flags are cleared. The SF, ZF, and PF flags are set according to the result. The state of the AF flag is unaffected.

**Protected Mode Exceptions**  
#GP(0) If the destination operand points to a nonwritable segment.  
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.  
If the DS, ES, FS, or GS register contains a null segment selector.

5 3411



**intel** INSTRUCTION SET REFERENCE

**NOT—One's Complement Negation**

Opcode	Instruction	Description
F8 0F	NOT r/m16	Invert each bit of r/m16
F9 0F	NOT r/m16B	Invert each bit of r/m16B
FA 0F	NOT r/m16C	Invert each bit of r/m16C

**Description**  
Performs a bitwise NOT operation on each 1 (is cleared to 0, and each 0 is set to 1) in the destination operand and stores the result in the destination operand location. The destination operand can be a register or a memory location.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

**Operation**  
DEST ← NOT DEST.

**Flags Affected**  
None.

**Protected Mode Exceptions**  
#GP(0) If the destination operand points to a nonwritable segment.  
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.  
If the DS, ES, FS, or GS register contains a null segment selector.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(0) (code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

**Real-Address Mode Exceptions**  
#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.  
#SS If a memory operand effective address is outside the SS segment limit.

6 3400










Figure 7-9. SAR Instruction Operation



INSTRUCTION SET REFERENCE **intel**

**RCL/RCLROL/ROR—Rotate**

Opcode	Instruction	Description
00 01	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 02	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 03	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 04	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 05	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 06	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 07	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 08	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 09	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 0A	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 0B	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 0C	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 0D	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 0E	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 0F	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 10	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 11	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 12	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 13	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 14	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 15	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 16	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 17	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 18	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 19	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 1A	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 1B	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 1C	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 1D	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 1E	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 1F	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 20	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 21	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 22	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 23	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 24	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 25	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 26	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 27	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 28	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 29	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 2A	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 2B	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 2C	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 2D	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 2E	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 2F	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 30	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 31	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 32	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 33	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 34	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 35	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 36	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 37	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 38	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 39	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 3A	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 3B	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 3C	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 3D	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 3E	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times
00 3F	RCL imm8, CL	Rotate 8 bits (CF, imm8) left, CL times

14

3485



INSTRUCTION SET REFERENCE **intel**

**RCL/RCLROL/ROR—Rotate (Continued)**

**Description**

Shifts (rotates) the bits of the first operand (destination operand) the number of bit positions specified by the second operand (count operand) and saves the result in the destination operand. The destination operand can be a register or a memory location; the count operand is an unsigned integer that can be an immediate or a value in the CL register. The processor rotates the count to a number between 0 and 31 by masking all the bits in the count operand except the 5 least-significant bits.

The rotate left (RCL) and rotate through carry left (RCL) instructions shift all the bits toward more-significant bit positions, except for the most-significant bit, which is rotated to the least-significant bit location (see Figures 7-11 in the Intel® Architecture Software Developer's Manual, Volume 2). The rotate right (ROR) and rotate through carry right (ROR) instructions shift all the bits toward less-significant bit positions, except for the least-significant bit, which is rotated to the most-significant bit location (see Figure 7-11 in the Intel® Architecture Software Developer's Manual, Volume 2).

The RCL and ROR instructions include the CF flag in the rotation. The RCL instruction shifts the CF flag into the least-significant bit and shifts the most-significant bit into the CF flag (see Figure 7-11 in the Intel® Architecture Software Developer's Manual, Volume 2). The ROR instruction shifts the CF flag into the most-significant bit and shifts the least-significant bit into the CF flag (see Figure 7-11 in the Intel® Architecture Software Developer's Manual, Volume 2). In the RCL and ROR instructions, the original value of the CF flag is the sign of the result, but the CF flag receives a copy of the bit that was shifted from one end to the other.

The CF flag is defined only for the 1-bit rotate; it is undefined in all other cases (except that a possible input does nothing, that is, affects no flag). For left rotates, the CF flag is set to the exclusive OR of the CF flag (after the rotate) and the most-significant bit of the result. For right rotates, the CF flag is set to the exclusive OR of the two most-significant bits of the operand.

**IA-32 Architecture Compatibility**

The 8086 does not mask the rotate count. However, all other IA-32 processors (starting with the Intel® 286 processor) do mask the rotate count to 3 bits, resulting in a maximum count of 31. This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instruction.

**Operation**

RCL and ROR instructions ?

SIZE: OperandSize

CASE: (operandSize) CF

SIZE: 8: imm8COUNT, COUNT AND 1FH MOD 8

SIZE: 16: imm8COUNT, COUNT AND 1FH MOD 17

SIZE: 32: imm8COUNT, COUNT AND 1FH

ESAC:

15

3485





### Example Using AND, OR, & SHL

• Copy bits 4-7 of BX to bits 8-11 of AX

- AX = 0110 1011 1001 0110
- BX = 1101 0011 1100 0001

1. Clear bits 8-11 of AX & all but bits 4-7 of BX using AND instructions

```
AX = 0110 0000 1001 0110      AND AX, F0FFh
BX = 0000 0000 1100 0000      AND BX, 00F0h
```

2. Shift bits 4-7 of BX to the desired position using a SHL instruction

```
AX = 0110 0000 1001 0110
BX = 0000 1100 0000 0000      SHL BX, 4
```

3. "Copy" bits of 4-7 of BX to AX using an OR instruction

```
AX = 0110 1100 1001 0110      OR AX, BX
BX = 0000 1100 0000 0000
```

19

---

---

---

---

---

---

---

---

---

---

### More Arithmetic Instructions

20

---

---

---

---

---

---

---

---

---

---

### More Arithmetic Instructions

- NEG: two's complement negation of operand
- MUL: unsigned multiplication
  - Multiply AL with r/m8 and store product in AX
  - Multiply AX with r/m16 and store product in DX:AX
  - Multiply EAX with r/m32 and store product in EDX:EAX
  - Immediate operands are not supported.
  - CF and OF cleared if upper half of product is zero.
- IMUL: signed multiplication
  - Use with signed operands
  - More addressing modes supported
- DIV: unsigned division

21

---

---

---

---

---

---

---

---

---

---

**intc.**

**INSTRUCTION SET REFERENCE**

**NEG—Two's Complement Negation**

Opcode	Instruction	Description
FE 0	NEG r/m16	Two's complement negate r/m16
FF 0	NEG r/m16	Two's complement negate r/m16
FE 2	NEG r/m32	Two's complement negate r/m32
FF 2	NEG r/m32	Two's complement negate r/m32

**Description**  
Replaces the value of operand (the destination operand) with its two's complement. (This operand is equivalent to inverting the operand then 1.) The destination operand is located in a general-purpose register or a memory location. This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

**Operation**  
IF DEST 0  
THEN CF 0  
ELSE CF 1.  
FL  
DEST ← (DEST)

**Flags Affected**  
The CF flag is cleared to 0 if the source operand is 0; otherwise, it is set to 1. The OF, SF, ZF, AF, and PF flags are not affected by the result.

**Protected Mode Exceptions**  
#GP(0) If the destination is located in a non-writable segment.  
#NM If memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.  
#SS(0) If the DS, ES, FS, or GS register contains a null segment selector.  
#FP( fault code) If a page fault occurs.  
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

22

3-108



**intc.**

**INSTRUCTION SET REFERENCE**

**MUL—Unsigned Multiply**

Opcode	Instruction	Description
FE 0	MUL r/m16	Unsigned multiply (AX ← r/m16)
FF 0	MUL r/m16	Unsigned multiply (DX:AX ← r/m16)
FE 2	MUL r/m32	Unsigned multiply (EDX:EAX ← r/m32)
FF 2	MUL r/m32	Unsigned multiply (EDX:EAX ← r/m32)

**Description**  
Performs an unsigned multiplication of the first operand (destination operand) and the second operand (source operand) and stores the result in the destination operand. The destination operand is an implied operand located in register AX, EAX, or EDX depending on the size of the operand; the source operand is located in a general-purpose register or a memory location. The value of this instruction and the location of the destination operand depends on the operand size as shown in the following table.

Operated Size	Source 1	Source 2	Destination
Byte	AL	cl	AX
Word	AX	r/m16	DX:AX
Dword	EAX	r/m32	EDX:EAX

The result is stored in register AX, register pair DX:AX, or register pair EDX:EAX (depending on the operand size), with the high-order bits of the product contained in register AH, DH, or EDI, respectively. If the high-order bits of the product are 0, the CF and OF flags are cleared; otherwise, the flags are set.

**Operation**  
IF byte operation  
THEN  
AX ← AL × SRC  
ELSE (Carry and destination operation)  
IF operand-size 16  
THEN  
DX:AX ← DX × SRC  
ELSE (Carry and destination 32)  
EDX:EAX ← EAX × SRC

FL

**Flags Affected**  
The CF and OF flags are cleared to 0 if the upper half of the result is 0; otherwise, they are set to 1. The SF, ZF, AF, and PF flags are unaffected.

23

3-108



**intc.**

**INSTRUCTION SET REFERENCE**

**IMUL—Signed Multiply**

Opcode	Instruction	Description
FE 0	IMUL r/m16	AX ← r/m16 sign
FF 0	IMUL r/m16	DX:AX ← r/m16 sign
FE 2	IMUL r/m32	EDX:EAX ← r/m32 sign
FF 2	IMUL r/m32	EDX:EAX ← r/m32 sign
OP 0 P	IMUL r/m16, r/m16	word register × word register → r/m16
OP 0 P P	IMUL r/m16, r/m32	doubleword register × doubleword register → r/m16
OP 0 0	IMUL r/m16, r/m32, r/m32	word register × r/m32 → r/m16; sign-extended immediate
OP 0 0	IMUL r/m16, r/m32, r/m32	doubleword register × doubleword register → r/m16; sign-extended immediate
OP 0 0	IMUL r/m16, r/m32	word register × word register → sign-extended immediate
OP 0 0	IMUL r/m16, r/m32	doubleword register × doubleword register → sign-extended immediate
OP 0 0 0	IMUL r/m16, r/m16, r/m16	word register × r/m16 × r/m16
OP 0 0 0	IMUL r/m16, r/m16, r/m32	doubleword register × r/m16 × r/m32; immediate doubleword
OP 0 0 0	IMUL r/m16, r/m16, r/m32	word register × r/m16 × r/m32; immediate word
OP 0 0 0	IMUL r/m16, r/m16, r/m32	doubleword register × r/m16 × r/m32; immediate doubleword

**Description**  
Performs a signed multiplication of two operands. This instruction has three forms, depending on the number of operands.

- One-operand form.** This form is identical to that used by the MUL instruction. Here, the source operand (in a general-purpose register or memory location) is multiplied by the value in the AL, AX, or EAX register (depending on the operand size) and the product is stored in the AX, DX:AX, or EDX:EAX registers, respectively.
- Two-operand form.** With this form the destination operand (the first operand) is multiplied by the source operand (second operand). The destination operand is a general-purpose register and the source operand is an immediate value, a general-purpose register, or a memory location. The product is then stored in the destination operand location.
- Three-operand form.** This form requires a destination operand (the first operand) and two source operands (the second and the third operands). Here, the first source operand (which can be a general-purpose register or a memory location) is multiplied by the second source operand (an immediate value). The product is then stored in the destination operand (a general-purpose register).

When an immediate value is used in an operand, it is sign-extended to the length of the destination operand format.

24

3-107





**intj.**

**INSTRUCTION SET REFERENCE**

**IMUL—Signed Multiply (Continued)**

The CF and OF flags are set when significant bits are carried into the upper half of the result. The CF and OF flags are cleared when the result fits exactly in the lower half of the result.

The two forms of the IMUL instruction are similar to the length of the product is calculated to twice the length of the operands. With the one-operand form, the product is stored exactly in the destination. With the two- and three-operand forms, however, results truncated to the length of the destination before it is stored in the destination register. Because of this truncation, the CF and OF flags should be tested to ensure that no significant bits are lost.

The two- and three-operand forms may also be used with unsigned operands because the lower half of the product in the same register if the operands are signed or unsigned. The CF and OF flags, however, cannot be used to determine if the upper half of the result is non-zero.

**Operation**

```

IF (NumberOfOperands = 1)
  THEN IF (OperandSize = #)
    THEN
      AX ← AL × SRC ("signed multiplication")
      IF (SRC OR (SRC <> PTR))
        THEN CF ← 0; OF ← 0;
      ELSE CF ← 1; OF ← 1;
    FI;
  ELSE IF (OperandSize = 16)
    THEN
      DX:AX ← SRC × SRC ("signed multiplication")
      IF (SRC OR (SRC <> PTR))
        THEN CF ← 0; OF ← 0;
      ELSE CF ← 1; OF ← 1;
    FI;
  ELSE IF (OperandSize = 32)
    THEN
      EDI:EAX ← SRC × SRC ("signed multiplier")
      IF (SRC OR (SRC <> PTR))
        THEN CF ← 0; OF ← 0;
      ELSE CF ← 1; OF ← 1;
    FI;
  ELSE IF (NumberOfOperands = 2)
    THEN
      temp ← DEST × SRC ("signed multiplication; temp is double DEST size")
      DEST ← SRC ("signed multiplication")
      IF temp <> DEST
        THEN CF ← 1; OF ← 1;
      ELSE CF ← 0; OF ← 0;
    FI;
  ELSE IF (NumberOfOperands = 3)
    THEN
      EDI:EAX ← SRC × SRC ("signed multiplier")
      IF (SRC OR (SRC <> PTR))
        THEN CF ← 0; OF ← 0;
      ELSE CF ← 1; OF ← 1;
    FI;
  FI;
  
```

3-323



**intj.**

**INSTRUCTION SET REFERENCE**

**IMUL—Signed Multiply (Continued)**

```

DEST ← SRC1 × SRC2 ("signed multiplication")
temp ← SRC1 × SRC2 ("signed multiplication; temp is double SRC1 size")
IF temp <> DEST
  THEN CF ← 1; OF ← 1;
  ELSE CF ← 0; OF ← 0;
FI;
  
```

**Flags Affected**

The two-operand form of the instruction, the CF and OF flags are set when significant bits are carried into the upper half of the result and cleared when the result fits exactly in the lower half of the result. For the two- and three-operand forms of the instruction, the CF and OF flags are set when the result must be truncated to fit in the destination operand size and cleared when the result fits exactly in the destination operand size. The SF, ZF, AF, and PF flags are unaffected.

**Protected Mode Exceptions**

- #GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- If the DS, ES, FS, or GS register is used to access memory and it contains a null segment selector.
- #NM(0) If a memory operand effective address is outside the 8B segment limit.
- #PF(fault-code) If a page fault occurs.
- #AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

**Real-Address Mode Exceptions**

- #GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- #NM If a memory operand effective address is outside the 8B segment limit.

**Virtual-8086 Mode Exceptions**

- #GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- #NM(0) If a memory operand effective address is outside the 8B segment limit.
- #PF(fault-code) If a page fault occurs.
- #AC(0) If alignment checking is enabled and an unaligned memory reference is made.

3-323



**intj.**

**INSTRUCTION SET REFERENCE: A-M**

**DIV—Unsigned Divide**

Operand	Instruction	Description
16-bit	DIV #val	Unsigned divide #val by result stored in AL ← Quotient; AH ← Remainder
32-bit	DIV #val	Unsigned divide 32-bit AX by #val; with result stored in AX ← Quotient; EDI ← Remainder
FTB	DIV #val	Unsigned divide EDI:EAX by #val; with result stored in EAX ← Quotient; EDI ← Remainder

**Description**

Divide (unsigned) the value in the AX, DX:AX, or EDI:EAX registers (indicated by the source operand #divisor) and stores the result in the AX, AH:AL, DX:AX, or EDI:EAX registers. The source operand can be a general-purpose register or a memory location. The action of this instruction depends on the operand size (dividend/divisor). See Table 3-18.

Operand Size	Dividend	Divisor	Quotient	Remainder	Maximum Quotient
16-bit	AX	#val	AL	AH	256
32-bit	DX:AX	#val	AX	DX	65,536
64-bit	EDI:EAX	#val	EAX	EDI	2 <sup>64</sup> - 1


Non-integer results are truncated (chopped) towards 0. The remainder is always less than the divisor in magnitude. Overflow is indicated with the #DE (divide error) exception rather than with the CF flag.

**Operation**

```

IF SRC = #
  THEN #DE ("divide error")
  THEN #DE ("divide error")
  THEN
    temp ← AX × SRC ("word-by-word operation")
    temp ← AX × SRC
    IF temp <> temp
      THEN #DE ("divide error");
    ELSE
      AL ← temp;
      AH ← AX MOD SRC;
    FI;
  ELSE
    IF (OperandSize = 16) ("double-word operation")
      THEN
        EDI:EAX ← temp;
      FI;
    FI;
  FI;
  
```

3-324





### Indexed Addressing Modes

- Operands of the form:  $[ESI + ECX * 4 + DISP]$
- ESI = Base Register
- ECX = Index Register
- 4 = Scale factor
- DISP = Displacement
- The operand is in memory
- The address of the memory location is  $ESI + ECX * 4 + DISP$

31

---

---

---

---

---

---

---

---

---

---




Figure 3-8. Offset (or Effective Address) Computation

The uses of general-purpose registers as base or index components are restricted in the following manner:

- The ESP register cannot be used as an index register.
- When the ESP or EBP register is used as the base, the SS segment is the default segment. In all other cases, the DS segment is the default segment.

The base, index, and displacement components can be used in any combination, and any of these components can be null. A scale factor may be used only when an index also is used. Each possible combination is useful for data structures commonly used by programmers in high-level languages and assembly language. The following addressing modes suggest uses for common combinations of address components.

32

---

---

---

---

---

---


---

---

---

---

### Base + Displacement



33

---

---

---

---

---


---

---

---

---

---




---

---

---

---

---


---

---

---

---

---




---

---

---

---

---


---

---

---

---

---




---

---

---

---

---

---

---

---

---

---

## Typical Uses for Indexed Addressing

- Base + Displacement
  - access character in a string or field of a record
  - access a local variable in function call stack
- Index\*Scale + Displacement
  - access items in an array where size of item is 2, 4 or 8 bytes
- Base + Index + Displacement
  - access two dimensional array (displacement has address of array)
  - access an array of records (displacement has offset of field in a record)
- Base + (Index\*Scale) + Displacement
  - access two dimensional array where size of item is 2, 4 or 8 bytes

37

```

; File: indext.asm
; This program demonstrates the use of an indexed addressing mode
; to access array elements.
; This program uses the JZ instruction to examine its contents.
;
SECTION .data
array: dd 0, 1, 2, 3, 4, 5, 6, 7, 8, 9 ; ten 32-bit words
base: equ array - 4

SECTION .text
global _start

_start: jmp $ ; Entry point.

; Add 5 to each element of the array stored in array.
; Simulate:
; for i = 0 ; i < 10 ; i++ {
;     arr[i] += 5 ;
; }

loop1: mov     ecx, 0 ; ecx simulates i
loop1: cmp     ecx, 10 ; i < 10 ?
loop1: jge     done1 ; if not greater or equal, done
      add     [base+ecx*4], dword 5 ; arr[i] += 5
      inc     ecx ; i++
      jmp     loop1

done1: ; nice idiomatic for an assembly language program

; Simulate:
; for i = 0 ; i < 10 ; i++ {
;     arr[i] += 5 ;
; }

loop2: mov     ecx, 0 ; ecx simulates i
loop2: cmp     ecx, 10 ; i < 10 ?
loop2: jge     done2 ; if not greater or equal, done
      add     [base+ecx*4], dword 5 ; arr[i] += 5
      inc     ecx ; i++
      jmp     loop2

done2: ; nice idiomatic for an assembly language program

; Simulate:
; for i = 0 ; i < 10 ; i++ {
;     arr[i] += 5 ;
; }

loop3: mov     ecx, 0 ; ecx simulates i
loop3: cmp     ecx, 10 ; i < 10 ?
loop3: jge     done3 ; if not greater or equal, done
      add     [base+ecx*4], dword 5 ; arr[i] += 5
      inc     ecx ; i++
      jmp     loop3

done3: ; nice idiomatic for an assembly language program

; Simulate:
; for i = 0 ; i < 10 ; i++ {
;     arr[i] += 5 ;
; }

loop4: mov     ecx, 0 ; ecx simulates i
loop4: cmp     ecx, 10 ; i < 10 ?
loop4: jge     done4 ; if not greater or equal, done
      add     [base+ecx*4], dword 5 ; arr[i] += 5
      inc     ecx ; i++
      jmp     loop4

done4: ; nice idiomatic for an assembly language program

; Simulate:
; for i = 0 ; i < 10 ; i++ {
;     arr[i] += 5 ;
; }

loop5: mov     ecx, 0 ; ecx simulates i
loop5: cmp     ecx, 10 ; i < 10 ?
loop5: jge     done5 ; if not greater or equal, done
      add     [base+ecx*4], dword 5 ; arr[i] += 5
      inc     ecx ; i++
      jmp     loop5

done5: ; nice idiomatic for an assembly language program

; Simulate:
; for i = 0 ; i < 10 ; i++ {
;     arr[i] += 5 ;
; }

loop6: mov     ecx, 0 ; ecx simulates i
loop6: cmp     ecx, 10 ; i < 10 ?
loop6: jge     done6 ; if not greater or equal, done
      add     [base+ecx*4], dword 5 ; arr[i] += 5
      inc     ecx ; i++
      jmp     loop6

done6: ; nice idiomatic for an assembly language program
    
```

38

```

Script started on Fri Sep 19 13:04:02 2003
linux% make -f indext.asm
linux% ./indext
linux% gdb -x indext.gdb
GNU gdb GDB 6.8
(gdb) break *loop1
Breakpoint 1 at 0x08040010
(gdb) break *loop2
Breakpoint 2 at 0x08040010
(gdb) break *loop3
Breakpoint 3 at 0x08040010
(gdb) break *loop4
Breakpoint 4 at 0x08040010
(gdb) run
Starting program: /afs/umbc.edu/users/f/j/ftjhang/home/asm/a.out
Breakpoint 1, 0x08040010 in loop1 ()
(gdb) continue
0x08040010: 0 0 2 3
0x08040014: 5 6 8 9
0x08040018: 0 0 0 0
(gdb) cont
Continuing.
Breakpoint 2, 0x08040010 in loop2 ()
(gdb) continue
0x08040010: 5 6 8 9
0x08040014: 10 11 13 14
0x08040018: 0 0 0 0
(gdb) cont
Continuing.
Breakpoint 3, 0x08040010 in loop3 ()
(gdb) continue
0x08040010: 10 11 13 14
0x08040014: 15 16 18 19
0x08040018: 0 0 0 0
(gdb) cont
Continuing.
Breakpoint 4, 0x08040010 in loop4 ()
(gdb) continue
0x08040010: 15 16 18 19
0x08040014: 20 21 23 24
0x08040018: 0 0 0 0
(gdb) cont
Continuing.
Program exited normally.
(gdb) quit
linux% exit
exit
Script done on Fri Sep 19 13:07:41 2003
    
```

39

```

; File: int401.asm
;
; This program demonstrates the use of an indirect addressing mode
; to access 3 dimensional array elements.
;
; This program has no I/O. Use the debugger to measure its effects.
;
SECTION .data
;
; simulation a 2-dim array
twodim:
word: dd 00, 01, 02, 03, 04, 05, 06, 07, 08, 09
      dd 10, 11, 12, 13, 14, 15, 16, 17, 18, 19
      dd 20, 21, 22, 23, 24, 25, 26, 27, 28, 29
      dd 30, 31, 32, 33, 34, 35, 36, 37, 38, 39
      dd 40, 41, 42, 43, 44, 45, 46, 47, 48, 49
      dd 50, 51, 52, 53, 54, 55, 56, 57, 58, 59
      dd 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
      dd 70, 71, 72, 73, 74, 75, 76, 77, 78, 79
      dd 80, 81, 82, 83, 84, 85, 86, 87, 88, 89
      dd 90, 91, 92, 93, 94, 95, 96, 97, 98, 99

wordlen: equ word - word

SECTION .text
; Code section.
global _start
_start:
nop                    ; Busy process.
;
; Add 3 to each element of row 3. Simulation:
;
; For i = 0 ; i < 10 ; i++ {
;   twodim[3][i] += 3 ;
; }


init1: mov     ecx, 0           ; row simulation 1.
      mov     eax, twodim     ; offset of twodim[0][0]
      mov     ebx, 3         ; add. := eax + ebx
      mov     ecx, 10        ; # of row product is had
loop1:  add     [eax], ebx     ; + 3 < 10 ?
      mov     eax, twodim+wordlen, dword 3
      inc     ecx
      jnz     loop1         ; !+

done1:

waitlen: mov     ebx, 0           ; wait code. Oneascal
        mov     eax, 1         ; wait.
        int     $0x80         ; Call kernel.

40

```



```

Script started on Fri Sep 19 13:19:02 2003
linux% cat int401.asm
linux% ls
int401.o  int401.s  int401.exe
linux% gcc -o int401.exe int401.asm
linux% ./int401.exe
Segmentation fault (core dumped)
linux% cat /etc/passwd
root:x:0:0:root:/bin:/usr/sbin/passwd
bin:x:1:1:bin:/bin:/usr/sbin/passwd
daemon:x:2:2:daemon:/sbin:/usr/sbin/passwd
ddm:x:3:3:ddm:/var/spool/cups:/usr/sbin/passwd
lp:x:4:4:lp:/var/spool/lpd:/usr/sbin/passwd
mail:x:5:5:mail:/var/spool/mail:/usr/sbin/passwd
nobody:x:65534:65534:nobody:/nonexistent:/usr/sbin/passwd
sync:x:4096:65534:sync:/bin:/bin/sync

Program exited normally.
linux% wait
linux%

Script done on Fri Sep 19 13:20:39 2003

41

```



## References

- Some figures and diagrams from *IA-32 Intel Architecture Software Developer's Manual, Vols 1-3*  
<http://developer.intel.com/design/Pentium4/manuals/>

42

