

x86 Assembly Language IV

CMSC 313
Sections 01, 02

Bit Manipulation

2

Logical (Bit Manipulation) Instructions

- **AND:** used to clear bits (store 0 in the bits):
 - To clear the lower 4 bits of the AL register:
AND AL, F0h
1101 0110
1111 0000
1101 0000
- **OR:** used to set bits (store 1 in the bits):
 - To set the lower 4 bits of the AL register:
OR AL, 0Fh
1101 0110
0000 1111
1101 1111
- **NOT:** flip all the bits
- Shift and Rotate instructions move bits around

3

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

intel.

INSTRUCTION SET REFERENCE

AND—Logical AND

| Opcode | Instruction | Description |
|--------|-----------------|--------------------------------|
| 34 h | AND AL, imm8 | AX AND imm8 |
| 25 m | AND AX,imm16 | AX AND imm16 |
| 23 d | AND AX,imm32 | EAX AND imm32 |
| 93 d | AND EDX,imm32 | EDX AND imm32 |
| 91 d m | AND ECX,imm32 | ECX AND imm32 |
| 93 h m | AND mm2,imm32 | (MM16) AND mm2 (sign-extended) |
| 93 i d | AND mm2,imm32 | (MM32) AND mm2 (sign-extended) |
| 23 d | AND EDX,imm32 | EDX AND imm32 |
| 21 p | AND mm16,r/m16 | mm16 AND r/m16 |
| 21 d | AND mm32,r/m32 | mm32 AND r/m32 |
| 22 p | AND r/m32,r/m32 | r/m32 AND r/m32 |
| 23 p | AND mm32,r/m32 | mm32 AND r/m32 |

Description

Performs a bitwise AND operation on the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location. The destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result is set to 1 if both corresponding bits of the first and second operands are 1; otherwise, each bit is set to 0.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation

DEST ← DEST AND SRC;

Flags Affected

The OF, SF, ZF, and CF flags are cleared. The SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.

Protected Mode Exceptions

#GP(0) If the destination operand points to a nonwritable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a null segment selector.

4

3-31

intel.

INSTRUCTION SET REFERENCE

OR—Logical Inclusive OR

| Opcode | Instruction | Description |
|--------|----------------|-------------------------------|
| 02 h | OR AL, imm8 | AX OR imm8 |
| 03 m | OR AX,imm32 | EAX OR imm32 |
| 93 d | OR EDX,imm32 | EDX OR imm32 |
| 91 d m | OR ECX,imm32 | ECX OR imm32 |
| 93 h m | OR mm2,imm32 | (MM16) OR mm2 (sign-extended) |
| 93 i d | OR mm2,imm32 | (MM32) OR mm2 (sign-extended) |
| 03 d | OR EDX,imm32 | EDX OR imm32 |
| 09 p | OR mm16,r/m16 | mm16 OR r/m16 |
| 09 d | OR mm32,r/m32 | mm32 OR r/m32 |
| 0A p | OR r/m32,r/m32 | r/m32 OR r/m32 |
| 0B p | OR mm32,r/m32 | mm32 OR r/m32 |

Description

Performs a bitwise inclusive OR operation between the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location. The destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result is set to 1 if either corresponding bit of the first and second operands are 1; otherwise, each bit is set to 0.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation

DEST ← DEST OR SRC;

Flags Affected

The OF, SF, ZF, and CF flags are cleared. The SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.

Protected Mode Exceptions

#GP(0) If the destination operand points to a nonwritable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a null segment selector.

5

3-311

intel.

INSTRUCTION SET REFERENCE

NOT—One's Complement Negation

| Opcode | Instruction | Description |
|--------|-------------|---------------------------|
| F2 10 | NOT AL | Reverse each bit of AL |
| F2 20 | NOT imm8 | Reverse each bit of imm8 |
| F7 D0 | NOT imm32 | Reverse each bit of imm32 |

Description

Performs a bitwise NOT operation (each 1 is changed to 0, and each 0 is set to 1) on the destination operand and stores the result in the destination operand location. The destination operand can be a register or a memory location.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation

DEST ← NOT DEST;

Flags Affected

None.

Protected Mode Exceptions

#GP(0) If the destination operand points to a nonwritable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a null segment selector.
#SS(0) If a page fault occurs.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

6

3-308

| INSTRUCTION SET REFERENCE | | | |
|---------------------------|--------------|--------------------------------------|--|
| SAL/SAR/SHL/SHR—Shift | | | |
| Opcode | Instruction | Description | |
| D0-04 | SAL imm1, t | Multiply rm by t, once | |
| C0-04 | SAL imm2, L | Multiply rm by L, twice | |
| C0-05 | SAL imm3, L | Multiply rm by L, seven times | |
| D1-04 | SAL imm4, t | Multiply rm by t, once | |
| D1-05 | SAL imm5, L | Multiply rm by L, two times | |
| D1-06 | SAL imm6, L | Multiply rm by L, three times | |
| C1-04 | SAL imm7, L | Multiply rm by L, seven times | |
| D2-04 | SAL imm8, L | Multiply rm by L, once | |
| D2-05 | SAL imm9, L | Multiply rm by L, two times | |
| D2-06 | SAL imm10, L | Multiply rm by L, three times | |
| D2-07 | SAL imm11, L | Multiply rm by L, seven times | |
| D3-04 | SAL imm12, L | Multiply rm by L, once | |
| D3-05 | SAL imm13, L | Multiply rm by L, two times | |
| D3-06 | SAL imm14, L | Multiply rm by L, three times | |
| D3-07 | SAL imm15, L | Multiply rm by L, seven times | |
| D4-04 | SAL imm16, L | Multiply rm by L, once | |
| D4-05 | SAL imm17, L | Multiply rm by L, two times | |
| D4-06 | SAL imm18, L | Multiply rm by L, three times | |
| D4-07 | SAL imm19, L | Multiply rm by L, seven times | |
| D5-04 | SAL imm20, L | Multiply rm by L, once | |
| D5-05 | SAL imm21, L | Multiply rm by L, two times | |
| D5-06 | SAL imm22, L | Multiply rm by L, three times | |
| D5-07 | SAL imm23, L | Multiply rm by L, seven times | |
| D6-04 | SAL imm24, L | Multiply rm by L, once | |
| D6-05 | SAL imm25, L | Multiply rm by L, two times | |
| D6-06 | SAL imm26, L | Multiply rm by L, three times | |
| D6-07 | SAL imm27, L | Multiply rm by L, seven times | |
| D7-04 | SAL imm28, L | Multiply rm by L, once | |
| D7-05 | SAL imm29, L | Multiply rm by L, two times | |
| D7-06 | SAL imm30, L | Multiply rm by L, three times | |
| D7-07 | SAL imm31, L | Multiply rm by L, seven times | |
| D8-04 | SAR imm1, t | Unsigned divide rm by t, once | |
| D8-05 | SAR imm2, L | Unsigned divide rm by L, two times | |
| D8-06 | SAR imm3, L | Unsigned divide rm by L, seven times | |
| D8-07 | SAR imm4, L | Unsigned divide rm by L, once | |
| D9-04 | SAR imm5, L | Unsigned divide rm by L, two times | |
| D9-05 | SAR imm6, L | Unsigned divide rm by L, three times | |
| D9-06 | SAR imm7, L | Unsigned divide rm by L, seven times | |
| D9-07 | SAR imm8, L | Unsigned divide rm by L, once | |
| D10-04 | SAR imm9, L | Unsigned divide rm by L, two times | |
| D10-05 | SAR imm10, L | Unsigned divide rm by L, three times | |
| D10-06 | SAR imm11, L | Unsigned divide rm by L, seven times | |
| D10-07 | SAR imm12, L | Unsigned divide rm by L, once | |
| D11-04 | SAR imm13, L | Unsigned divide rm by L, two times | |
| D11-05 | SAR imm14, L | Unsigned divide rm by L, three times | |
| D11-06 | SAR imm15, L | Unsigned divide rm by L, seven times | |
| D11-07 | SAR imm16, L | Unsigned divide rm by L, once | |

| | |
|--|---|
| <p>SAL/SAR/SHL/SHR—Shift (Continued)</p> <p>Description</p> <p>Shifts the bits in the first operand (destination operand) to the left or right by the number of bits specified in the second operand (count operand). This shifted beyond the destination operand boundary, the result is undefined. The most significant bit of the shift operand, the CF flag contains the last bit shifted out of the destination operand.</p> <p>The destination operand can be a register or a memory location. The count operand can be an immediate value or a register. The count operand must be non-zero and less than or equal to 31. A special operand encoding is provided for a count of 1.</p> <p>The shift arithmetic left (SAL) and shift logical left (SHL) instructions perform the same operation: each shift count bit is shifted to the left (toward more significant bit locations). For each shift count, the most significant bit of the instruction is shifted into the CF flag. The SAL and SHL instructions are described in the <i>Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2: Instruction Reference</i>.</p> <p>The shift arithmetic right (SAR) and shift logical right (SHR) instructions shift the bits of the destination operand to the right (toward less significant bit locations). For each shift count, the most significant bit of the destination operand is shifted into the CF flag, and the most significant bits of the destination operand are shifted out of the destination operand toward the least significant bit (see Figure 7-6 in the <i>Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2: Instruction Reference</i>). The SAR instruction performs the same operation as the SHR instruction, except that the SAR instruction preserves the sign bit of the destination operand. In effect, the SAR instruction shifts the bits of the destination operand to the right until the sign bit is shifted out. See Figure 7-6 in the <i>Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2: Instruction Reference</i>.</p> <p>The SAL, SAR, SHL, and SHR instructions do not produce the same result as the EDX instruction. The quotient from the EDX instruction is rounded toward zero, while the “remainder” is rounded toward negative infinity. The SAL, SHL, and SHR instructions are apparently only for negative numbers. For example, when the EDX instruction is used to divide 4 by 3, the result is 1 and the “remainder” is 1; however, the SAL instruction stores only the most significant bit of the result, which is 0.</p> <p>The OF flag is affected only on 1-bit shifts. For left shifts, the OF flag is cleared if (the most-significant bit of the result is the same as the CF flag) (that is, the top two bits of the original operand are the same after a 1-bit left shift); otherwise, it is set. For right shifts, the OF flag is cleared for 1-bit shifts. For the SAR instruction, the OF flag is set if the most-significant bit of the original operand is 1.</p> | <p>INSTRUCTION SET REFERENCE</p> |
|--|---|

INSTRUCTION SET REFERENCE

intel.

SAL/SAR/SHL/SHR-Shift (Continued)

IA-32 Architecture Compatibility

The M80 does not mask the shift count. However, all other IA-32 processors (starting with the Intel 80386) do mask the shift count by one bit, resulting in a maximum count of 3. This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instructions.

Operands:

```

temp<31> COUNT( COUNT AND 17h);
temp<31> DEST;
temp<31> C0;
temp<31> I0;
IF instruction is SAL or SHL
  THEN
    CF = MSB(DEST);
    ELSE IF instruction is SAR or SHR
      CF = LSBC(DEST);
FI;
IF instruction is SAL or SHL
  THEN
    DEST = DEST < 2;
    IF instruction is SAR
      THEN
        DEST = DEST / 2 ("Signed divide, rounding toward negative infinity");
        ELSE
          DEST = DEST / 2 ("Unsigned divide");
    FI;
  FI;
temp<31> tempCOUNT = tempCOUNT - 1;
C0;
(* Determine overflow for the various instructions *)
IF COUNT = 1
  THEN
    IF instruction is SAL or SHL
      THEN
        CF = MSB(DEST) XOR CF;
        ELSE
          IF instruction is SAR
            THEN
              CF = 0;
            ELSE (* instruction is SHR *)
              CF = MSB(tempDEST);
            FI;
        FI;
    FI;
  FI;

```

| | |
|--|----------------------------------|
| SAL/SAR/SHL/SHR—Shift (Continued) ELSE IF COUNT = 0 THEN All flags remain unchanged; ELSE (*COUNT* neither 1 or 0)* CF undefined. FI; | INSTRUCTION SET REFERENCE |
| Flags Affected <p>The CF flag contains the value of the last bit shifted out of the destination operand; it is undefined if COUNT is 0. The OF flag is set if the sign bit of the destination operand is changed. The SF flag is set if the sign bit of the result is changed. The ZF, PF, and SF flags are set according to the result. If the count is 0, the flags are not affected. For a one-count loop, the CY flag is undefined.</p> | |
| Protected Mode Exceptions | |
| <ul style="list-style-type: none"> *GP(0h) If the destination is located in a nonwritable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the ES, FS, GS, or CS register contains a null selector. *SS(0h) If a memory operand effective address is outside the SS segment limit. *PF(1m-code) If a page fault occurs. *AC(0h) If alignment checking is enabled and an unaligned memory reference is made while writing to a write-protected byte at k. | |
| Real-Address Mode Exceptions | |
| <ul style="list-style-type: none"> *GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. *SS If a memory operand effective address is outside the SS segment limit. | |
| Virtual-8086 Mode Exceptions | |
| <ul style="list-style-type: none"> *GP(V) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. *SS(V) If a memory operand effective address is outside the SS segment limit. *PF(Vnull-code) If a page fault occurs. *AC(V) If alignment checking is enabled and an unaligned memory reference is made. | |

10

Figure 7-7. SHL/SAL Instruction Operation

11

Figure 7-8. SHR Instruction Operation

12




Figure 7-9. SAR Instruction Operation

13

| Opcode | Instruction | Description |
|--------|-------------|--|
| D0 | RCL | Rotate left by one bit |
| D2 | RCLD, CLD | Rotate 2 bits (CF=0) left by 1 |
| D3 | RCLD, MVD | Rotate 2 bits (CF=0) left by 1, move |
| D4 | RCLD, RRD | Rotate 2 bits (CF=0) left by 1, round |
| D5 | RCLD, RRD | Rotate 2 bits (CF=0) left by 1, round |
| D6 | RCLD, CL | Rotate 2 bits (CF=0) left by 1, CL |
| D7 | RCLD, MVD | Rotate 2 bits (CF=0) left by 1, move, CL |
| D8 | RCLD, RRD | Rotate 2 bits (CF=0) left by 1, round, CL |
| D9 | RCLD, RRD | Rotate 2 bits (CF=0) left by 1, round, CL |
| D0 | RCL, CLD | Rotate 2 bits (CF=0) left by 1, CL |
| D1 | RCL, MVD | Rotate 2 bits (CF=0) left by 1, move |
| D2 | RCL, RRD | Rotate 2 bits (CF=0) left by 1, round |
| D3 | RCL, CL | Rotate 2 bits (CF=0) left by 1, CL |
| D4 | RCL, MVD | Rotate 2 bits (CF=0) left by 1, move |
| D5 | RCL, RRD | Rotate 2 bits (CF=0) left by 1, round |
| D6 | RCL, CLD | Rotate 2 bits (CF=0) left by 1, CL, move |
| D7 | RCL, MVD | Rotate 2 bits (CF=0) left by 1, move, CL |
| D8 | RCL, RRD | Rotate 2 bits (CF=0) left by 1, round, CL |
| D9 | RCL, RRD | Rotate 2 bits (CF=0) left by 1, round, CL |
| D0 | ROL | Rotate left by one bit |
| D1 | ROL, CLD | Rotate 2 bits (CF=0) left by 1, CL |
| D2 | ROL, MVD | Rotate 2 bits (CF=0) left by 1, move |
| D3 | ROL, RRD | Rotate 2 bits (CF=0) left by 1, round |
| D4 | ROL, CL | Rotate 2 bits (CF=0) left by 1, CL |
| D5 | ROL, MVD | Rotate 2 bits (CF=0) left by 1, move |
| D6 | ROL, RRD | Rotate 2 bits (CF=0) left by 1, round |
| D7 | ROL, CLD | Rotate 2 bits (CF=0) left by 1, CL, move |
| D8 | ROL, MVD | Rotate 2 bits (CF=0) left by 1, move, CL |
| D9 | ROL, RRD | Rotate 2 bits (CF=0) left by 1, round, CL |
| D0 | ROL | Rotate left by one bit |
| D1 | ROL, CLD | Rotate 2 bits (CF=0) left by 1, CL |
| D2 | ROL, MVD | Rotate 2 bits (CF=0) left by 1, move |
| D3 | ROL, RRD | Rotate 2 bits (CF=0) left by 1, round |
| D4 | ROL, CL | Rotate 2 bits (CF=0) left by 1, CL |
| D5 | ROL, MVD | Rotate 2 bits (CF=0) left by 1, move |
| D6 | ROL, RRD | Rotate 2 bits (CF=0) left by 1, round |
| D7 | ROL, CLD | Rotate 2 bits (CF=0) left by 1, CL, move |
| D8 | ROL, MVD | Rotate 2 bits (CF=0) left by 1, move, CL |
| D9 | ROL, RRD | Rotate 2 bits (CF=0) left by 1, round, CL |
| D0 | ROR | Rotate right by one bit |
| D1 | ROR, CLD | Rotate 2 bits (CF=0) right by 1, CL |
| D2 | ROR, MVD | Rotate 2 bits (CF=0) right by 1, move |
| D3 | ROR, RRD | Rotate 2 bits (CF=0) right by 1, round |
| D4 | ROR, CL | Rotate 2 bits (CF=0) right by 1, CL |
| D5 | ROR, MVD | Rotate 2 bits (CF=0) right by 1, move |
| D6 | ROR, RRD | Rotate 2 bits (CF=0) right by 1, round |
| D7 | ROR, CLD | Rotate 2 bits (CF=0) right by 1, CL, move |
| D8 | ROR, MVD | Rotate 2 bits (CF=0) right by 1, move, CL |
| D9 | ROR, RRD | Rotate 2 bits (CF=0) right by 1, round, CL |
| D0 | ROR | Rotate right by one bit |
| D1 | ROR, CLD | Rotate 2 bits (CF=0) right by 1, CL |
| D2 | ROR, MVD | Rotate 2 bits (CF=0) right by 1, move |
| D3 | ROR, RRD | Rotate 2 bits (CF=0) right by 1, round |
| D4 | ROR, CL | Rotate 2 bits (CF=0) right by 1, CL |
| D5 | ROR, MVD | Rotate 2 bits (CF=0) right by 1, move |
| D6 | ROR, RRD | Rotate 2 bits (CF=0) right by 1, round |
| D7 | ROR, CLD | Rotate 2 bits (CF=0) right by 1, CL, move |
| D8 | ROR, MVD | Rotate 2 bits (CF=0) right by 1, move, CL |
| D9 | ROR, RRD | Rotate 2 bits (CF=0) right by 1, round, CL |

14

RCLR|RROL|ROR—Rotate (Continued)

Description

Shifts (rotates) the bits of the first operand (destination operand) toward the left position. The second operand is a right shift count and stores the result in the destination operand. The destination operand is a register or a memory location; the source operand is in 32-bit immediate format. The result of the rotate operation is the sum of the destination operand multiplied by a number between 0 and 31 and by shifting all the bits in the count operand except the least significant bit.

The rotate-left (RCL) and rotate-right carry-left (RCR) instructions shall affect all the bits found in the destination operand except for the most-significant bit (MSB), which is rotated to the least-significant-bit position, except for the most-significant-bit position, which is rotated to the least-significant-bit position. The rotate-left (RCL) and rotate-right (RCR) instructions shall affect all the bits found in the destination operand except for the MSB, which is rotated to the most-significant-bit position. The rotate-right (RCL) instruction (Figure 7-1) is the same as the rotate-left (RCL) instruction.

The RCL and RCR instructions include the OF flag in the register. The RCL instruction shifts the most-significant bit left and shifts the remaining bits into the least-significant-bit position. The RCR instruction shifts the most-significant bit right and shifts the remaining bits into the most-significant-bit position. For both the RCL and RCR instructions, the original value of the OF flag is not affected.

If the OF flag is defined by the ZEROF bit, it is undefined in all other cases (except when the ZEROF bit does not setting, it also effects no flag). For left rotates, the OF flag is set if the least-significant-bit of the destination operand is 1. For right rotates, the OF flag is set if the most-significant-bit of the destination operand is 1.

The RCL and RCR instructions do not change the state of the FPU. The floating-point unit (FPU) is not affected by the RCL and RCR instructions.

Intel® 64 and IA-32 Architecture Compatibility

The RDRH does not mark the machine context. However, if there are 32-bit processes (including 32-bit threads) running on one processor context in this box, resulting in a mismatch of one of the contexts, this marking is done in all operating modes (including the virtual-8086 mode) to reduce the chance of inconsistency of the instruction.

Operation

RCL and RCR Instructions¹

SIZE: Operands

| | | | |
|-------|-------|------------|-----------------------------------|
| C0E1 | bit 0 | TEMP COUNT | (COUNT & 1) * DEST + FIPS MOD 9; |
| C0E2 | bit 0 | TEMP COUNT | (COUNT & 1) * DEST + FIPS MOD 17; |
| C0E3 | bit 0 | TEMP COUNT | COUNT & FIPS; |
| ESAC; | | | |

15

Example Using AND, OR, & SHL

- Copy bits 4-7 of BX to bits 8-11 of AX
- AX = 0110 1011 1001 0110

- BX = 1101 0011 1100 0001

1. Clear bits 8-11 of AX & all but bits 4-7 of BX using AND instructions.

instructions
AX = 0110 0000 1001 0110 AND AX, F0FFh
BX = 0000 0000 1100 0000 AND BX, 00F0h

2. Shift bits 4-7 of BX to the desired position using a SHL instruction

SHL BITS 4 / OF BX TO THE DESIRED POSITION USING A SHL INSTR.

| | |
|--------------------------|-----------|
| AX = 0110 0000 1001 0110 | |
| BX = 0000 1100 0000 0000 | SHL BX, 4 |

- ### 3. "Copy" bits of 4-7 of BX to AX using an OR instruction

AX = 0110 1100 1001 0110 OR AX, BX
BX = 0000 1100 0000 0000

19

More Arithmetic Instructions

20

More Arithmetic Instructions

- NEG: two's complement negation of operand
 - MUL: unsigned multiplication
 - Multiply AL with r/m8 and store product in AX
 - Multiply AX with r/m16 and store product in DX:AX
 - Multiply EAX with r/m32 and store product in EDX:EAX
 - Immediate operands are not supported.
 - CF and OF cleared if upper half of product is zero.
 - IMUL: signed multiplication
 - Use with signed operands
 - More addressing modes supported
 - DIV: unsigned division

21

INSTRUCTION SET REFERENCE

intel.

NEG—Two's Complement Negation

| Opcode | Instruction | Description |
|--------|-------------|--------------------------------|
| F7-E | NEG r/m8 | Twos complement register r/m8 |
| F7-0 | NEG r/m32 | Twos complement register r/m32 |

Description

Replaces the value of operand (the destination operand) with its two's complement. This operation is performed only if the value is greater than 0. The destination operand is located in a general-purpose register or a memory location.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation

```

IF DEST < 0
THEN CF = 0
ELSE CF = 1;
DEST = -DEST

```

Flags Affected

The **CF** flag is set if the source operand is 0; otherwise it is set to 0. The OF, SF, ZF, AF, and PF flags are set according to the result.

Protected Mode Exceptions

- #GP(0) If the destination is located in a nonwritable segment.
- If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- If the DS, ES, FS, or GS register contains a null segment selector.
- #SS(0) If a memory operand effective address is outside the SS segment limit.
- #PF(fault-code) If a page fault occurs.
- #AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

22

3-88

INSTRUCTION SET REFERENCE

intel.

MUL—Unsigned Multiply

| Opcode | Instruction | Description |
|--------|-------------|--|
| F7-E | MUL AL | Unsigned multiply AL * m8 |
| F7-2 | MUL r/m32 | Unsigned multiply (DX:AX) * AX |
| F7-N | MUL r/m32 | Unsigned multiply (DX:AX) * (AX + m32) |

Description

Performs an unsigned multiplication of the first operand (destination operand) and the second operand (source operand). The first operand is located in register AL, AX or DX depending on the size of the operand. The second operand is located in register AX, DX or EAX depending on the size of the operand. The source operand is located in a general-purpose register or a memory location. The size of the product is determined by the size of the result operand and the operand size as shown in the following table:

| Operand Size | Source 1 | Source 2 | Destination |
|--------------|----------|----------|-------------|
| Byte | AL | m8 | AX |
| Word | AX | m16 | DX:AX |
| Dword | EAX | m32 | DX:EAX |

This result is stored in register AX, register pair DX:AX, or register pair DX:EAX (depending on the operand size), with the high-order bits of the product contained in register AX, DX, or EAX, respectively. If the high-order bits of the product are 0, the CF and OF flags are cleared; otherwise, the flags are set.

Operation

```

IF Byte operation
    AX = AL * SRC
ELSE (* word or dwordword operation *)
    IF Operand1 = M
        DEST = AX * SRC
    ELSE (* Operand1 = D *)
        DEST = DX * SRC
    ELSE (* Operand1 = 32 *)
        DEST = EAX * SRC
    FI;

```

Flags Affected

The OF and CF flags are cleared to 0 if the upper half of the result is 0; otherwise, they are set to 1. The SF, ZF, AF, and PF flags are unchanged.

23

3-488

INSTRUCTION SET REFERENCE

intel.

IMUL—Signed Multiply

| Opcode | Instruction | Description |
|---------|-----------------|--|
| F7-E | IMUL AX, r/m8 | AX = -r/m8*word |
| F7-0 | IMUL AX, r/m32 | EDX:AX = AX - r/m32*word |
| F7-2 | IMUL AX, r/m32 | word register r/m32 - sign-extended immediate word |
| 0F A7-E | IMUL EDX, r/m32 | doubleword register EDX:r/m32 - sign-extended immediate doubleword |
| 0F A7-2 | IMUL EDX, r/m32 | doubleword register EDX:r/m32 - sign-extended immediate doubleword |
| 69-0 | IMUL ECX, r/m32 | word register ECX = sign-extended immediate word |
| 69-2 | IMUL ECX, r/m32 | word register ECX = sign-extended immediate word |
| 69-0 | IMUL ECX, r/m32 | word register ECX = sign-extended immediate word |
| 69-2 | IMUL ECX, r/m32 | word register ECX = sign-extended immediate word |
| 69-0 | IMUL ECX, r/m32 | word register ECX = sign-extended immediate word |
| 69-2 | IMUL ECX, r/m32 | word register ECX = sign-extended immediate word |
| 69-0 | IMUL ECX, r/m32 | word register ECX = sign-extended immediate word |
| 69-2 | IMUL ECX, r/m32 | word register ECX = sign-extended immediate word |
| 69-0 | IMUL ECX, r/m32 | word register ECX = sign-extended immediate word |
| 69-2 | IMUL ECX, r/m32 | word register ECX = sign-extended immediate word |

Description

Performs a signed multiplication of two operands. This instruction has three forms, depending on the number of operands.

- One-operand form.** This form is identical to that used by the MUL instruction. Here, the source operand is the immediate value, and the destination operand is the value in the AL, AX, or EAX register (depending on the operand size) and the product is stored in the same register.
- Two-operand form.** With this form the destination operand (the first operand) is multiplied by the source operand (second operand). The destination operand is a general-purpose register or a memory location. The product is stored in the destination operand location. The product is then stored in the destination operand location.
- Three-operand form.** With this form the destination operand (the first operand) is multiplied by the source operand (second operand) and the result is stored in the third operand (the third operand). Here, the first source operand (which can be a general-purpose register or a memory location) is multiplied by the second source operand (which can be a general-purpose register or a memory location) in the third source operand (which can be a general-purpose register or a memory location).

When an immediate value is used as an operand, it is sign-extended to the length of the destination operand form.

24

3-321

INSTRUCTION SET REFERENCE



IMUL—Signed Multiply (Continued)

The CF and OF flags are set when significant bits are carried into the upper half of the result. The CF and OF flags are cleared when the result fits exactly in the lower half of the result.

The three forms of the IMUL instruction are similar in the length of the product calculated, however, they differ in how the result is truncated to fit into the destination operand size. In the destination. With the two and three operand forms, however, result is truncated to the length of the destination operand. In the immediate form, the result is truncated to the length of the immediate value. After truncation, the CF or OF flag should be tested to ensure that no significant bits are lost.

The two and three operand forms may also be used with unsigned operand sizes. In the two and three operand forms, the CF and OF flags, however, cannot be used to determine if the upper half of the result is non-zero.

Operation

```

IF NumberOperands = 1
THEN
    AX = AL * SRC ("signed multiplication")
    IF (AH = 0) OR (DH = FFFFH)
        THEN CF = 1; OF = 0;
        ELSE CF = 0; OF = 1;
    FI
ELSE IF Operandsize = 16
THEN
    DXAX = AX + SRC ("signed multiplication")
    IF (DX = 0000H) OR (DX = FFFFH)
        THEN CF = 0; OF = 0;
        ELSE CF = 1; OF = 0;
    FI
ELSE IF Operandsize = 32
THEN
    DEST = AX + SRC ("signed multiplication")
    IF (EDX = 00000000H) OR (EDX = FFFFFFFFH)
        THEN CF = 0; OF = 0;
        ELSE CF = 1; OF = 0;
    FI
ELSE IF NumberOperands = 2
THEN
    DEST = DEST + SRC ("signed multiplication: temp is double SRC size")
    DEST = DEST + SRC ("signed multiplication")
    IF temp <= DEST
        THEN CF = 1; OF = 1;
        ELSE CF = 0; OF = 0;
    FI
ELSE ("NumberOfOperands = 3")
    DEST = DEST + SRC ("signed multiplication")
    DEST = DEST + SRC ("signed multiplication")
    DEST = DEST + SRC ("signed multiplication")
    IF temp <= DEST
        THEN CF = 1; OF = 1;
        ELSE CF = 0; OF = 0;
    FI
FI;

```

25

3-322



INSTRUCTION SET REFERENCE

IMUL—Signed Multiply (Continued)

DEST = SRC1 + SRC2 ("signed multiplication")
temp = DEST + SRC2 ("signed multiplication: temp is double SRC1 size")
IF temp <= DEST
THEN CF = 1; OF = 1;
ELSE CF = 0; OF = 0;
FI;

Flags Affected

For the one operand form of the instruction, the CF and OF flags are set when significant bits are carried into the upper half of the result and cleared when the result fits exactly in the lower half of the result. For the two- and three-operand forms of the instruction, the CF and OF flags are set when significant bits are carried into the upper half of the result and cleared when the result fits exactly in the destination operand size. The SF, ZF, AF, and PF flags are undefined.

Protected Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a null segment selector.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(sub-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made with the current privilege level is 3.

Real-Address Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(sub-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

26

3-323

INSTRUCTION SET REFERENCE A-M



DIV—Unsigned Divide

| Opcode | Instruction | Description |
|--------|-------------|---|
| H0 | DIV | Unsigned divide AX by DX with result stored in AL + Quotient, AH + Remainder. |
| F7 H | DIV word | Unsigned divide AX by DX with result stored in AX + Quotient, DX + Remainder. |
| F7 B | DIV word2 | Unsigned divide AX by DX with result stored in EDX + Quotient, EDX + Remainder. |

Description

Divides (unsigned) the value in the AX,DX/AX, or EDX,DX registers (dividend) by the source operand (divisor) and stores the result in the AX (if AH=1), DX, or EDX,DX register. The dividend must be greater than zero. The divisor must be non-zero. The action of this instruction depends on the operand size (doubleword/divisor). See Table 3-19.

| Table 3-19. DIV Action | | | | | |
|------------------------|----------|---------|----------|-----------|---------------------|
| Operand Size | Dividend | Divisor | Quotient | Remainder | Minimum Quotient |
| Word | AX | DX | AL | AX | 255 |
| Word | DX | AX | DX | DX | 16,384 |
| Doubleword | EDX | DX | EDX | DX | 2 ³² - 1 |
| Doubleword | DX | EDX | DX | EDX | 2 ³² - 1 |

Non-integer results are truncated (chopped) toward 0. The remainder is always less than the divisor in magnitude. Overflow is indicated with the IEEE (divide error) exception rather than with a flag setting.

Operation

```

IF SRC = 0
THEN #DE ("divide error")
FI;
IF Operandsize = 3 ("divide word operation")
THEN
    temp = AX / SRC;
    If temp <= AX
        Then #DE ("divide error");
        Else
            AL = temp;
            AH = temp;
            AH = AH MOD SRC;
        FI;
    ELSE
        IF Operandsize = 16 ("doubleword/divisor operation")
        THEN

```

27

3-324 Vol. 2A



INSTRUCTION SET REFERENCE, A-M

```

temp = DX:AX / SRC;
if temp <= FFFFH
    THEN ICE ("divide error");
    ELSE
        AX = temp;
        DX = DX:AX MOD SRC;
    F1;
else
    E1;
endif;
E1: quarterword divide operation;
temp = EDX:EAX / SRC;
if temp <= FFFFFFFH
    THEN ICE ("divide error");
    ELSE
        EAX = temp;
        EDX = EDX MOD SRC;
    F1;
F1;

```

Flags Affected

The CF, OF, SC, ZF, AF, and PF flags are undefined.

Protected Mode Exceptions

| | |
|------------------------|--|
| DXE | If the source operand (divisor) is 0. |
| | If the quotient is too large for the designated register. |
| GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| | If the DS, ES, FS, or GS register contains a null segment selector. |
| SS(0) | If a memory operand effective address is outside the SS segment limit. |
| #PF(fault-code) | If a page fault occurs. |
| AC(0) | If alignment checking is enabled and an unaligned memory reference is made with the greatest privilege level in S. |

| | |
|-------------------------------------|---|
| Real-Address Mode Exceptions | |
| DXE | If the source operand (divisor) is 0. |
| | If the quotient is too large for the designated register. |
| GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| | If the DS, ES, FS, or GS register contains a null segment selector. |
| SS(0) | If a memory operand effective address is outside the SS segment limit. |
| #PF(fault-code) | If a page fault occurs. |
| AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |

28

Vol. 2A 3-798

INSTRUCTION SET REFERENCE, A-M

**Virtual-8086 Mode Exceptions**

| | |
|------------------------|---|
| DXE | If the source operand (divisor) is 0. |
| | If the quotient is too large for the designated register. |
| GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| | If the DS, ES, FS, or GS register contains a null segment selector. |
| SS(0) | If a memory operand effective address is outside the SS segment limit. |
| #PF(fault-code) | If a page fault occurs. |
| AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |

29

3-106 Vol. 2A

Indexed Addressing Modes

30

Indexed Addressing Modes

- Operands of the form: $[ESI + ECX*4 + DISP]$
- ESI = Base Register
- ECX = Index Register
- 4 = Scale factor
- $DISP$ = Displacement
- The operand is in memory
- The address of the memory location is $ESI + ECX*4 + DISP$

31

| Base | Index | Scale | Displacement |
|------|-------|-------|--------------|
| EAX | EAX | 1 | None |
| EBX | EBX | 1 | 8-bit |
| ECX | ECX | 2 | |
| EDX | EDX | 2 | |
| ESI | EDX * | 4 | + 16-bit |
| EBP | EBP | 4 | |
| EBP | EBP | 8 | 32-bit |
| ESI | EBP | 8 | |
| EDI | EDI | | |

Figure 3-9. Offset (or Effective Address) Computation


The uses of general-purpose registers as base or index components are restricted in the following manner:

- The ESP register cannot be used as an index register.
- When the ESP or EBP register is used as the base, the SS segment is the default segment. In all other cases, the DS segment is the default segment.




The base, index, and displacement components can be used in any combination, and any of these components can be null. A scale factor may be used only when an index also is used. Each possible combination is useful for data structures commonly used by programmers in high-level languages and assembly language. The following addressing modes suggest uses for common combinations of address components.

32

Base + Displacement



33



Typical Uses for Indexed Addressing

- **Base + Displacement**
 - access character in a string or field of a record
 - access a local variable in function call stack
 - **Index*Scale + Displacement**
 - access items in an array where size of item is 2, 4 or 8 bytes
 - **Base + Index + Displacement**
 - access two dimensional array (displacement has address of array)
 - access an array of records (displacement has offset of field in a record)
 - **Base + (Index*Scale) + Displacement**
 - access two dimensional array where size of item is 2, 4 or 8 bytes

37

38

39

40

41

References

- Some figures and diagrams from *IA-32 Intel Architecture Software Developer's Manual, Vols 1-3*
<http://developer.intel.com/design/Pentium4/manuals/>

42