

x86 Assembly Language III

CMSC 313
Sections 01, 02

i386 Instruction Overview

2

i386 Instruction Set Overview

- **General Purpose Instructions**
 - works with data in the general purpose registers
- **Floating Point Instructions**
 - floating point arithmetic
 - data stored in separate floating point registers
- **Single Instruction Multiple Data (SIMD) Extensions**
 - MMX, SSE, SSE2
- **System Instructions**
 - Sets up control registers at boot time

3

intel

INSTRUCTION SET SUMMARY

5.1. GENERAL-PURPOSE INSTRUCTIONS

The general-purpose instructions perform basic data movement, arithmetic, logic, program flow, and string operations for applications programmers. This is a wide application and system software to run on IA-32 processors. They operate on data contained in memory, in the general-purpose registers (EAX, EBX, ECX, EDI, ESI, ESP, EBP, and EIP) and the EIP, EAX register. They also operate on address information contained in memory, the general-purpose registers, and the segment registers (CS, DS, SS, FS, and GS). This group of instructions includes the following subgroups: data transfer; binary arithmetic; decimal arithmetic; logic operations; shift and rotate; bit and byte operations; program control; string; flag control; segment register operations; and miscellaneous.

5.1.1. Data Transfer Instructions

The data transfer instructions move data between memory and the general-purpose and segment registers. They also perform specific operations such as conditional moves, stack access, and data conversion.

MOV	Move data between general-purpose registers, move data between memory and general-purpose or segment registers, move immediately to general-purpose registers
CMOVB/CMOVZ	Conditional move if equal/Conditional move if zero
CMOVNB/CMOVNS	Conditional move if not equal/Conditional move if not zero
CMOVA/CMOVNB	Conditional move if above/Conditional move if not below or equal
CMOVB/CMOVNB	Conditional move if above or equal/Conditional move if not below
CMOVB/CMOVNAE	Conditional move if below/Conditional move if not above or equal
CMOVBE/CMOVNA	Conditional move if below or equal/Conditional move if not above
CMOVG/CMOVNLE	Conditional move if greater/Conditional move if not less or equal
CMOVGE/CMOVNLT	Conditional move if greater or equal/Conditional move if not less
CMOVL/CMOVNGE	Conditional move if less/Conditional move if not greater or equal
CMOVLE/CMOVNG	Conditional move if less or equal/Conditional move if not greater
CMOVC	Conditional move if carry

4



intel

INSTRUCTION SET SUMMARY

CMOVC	Conditional move if not carry
CMOVO	Conditional move if no overflow
CMOVNO	Conditional move if not overflow
CMOVS	Conditional move if sign (negative)
CMOVNS	Conditional move if not sign (non-negative)
CMOVP/CMOVPE	Conditional move if parity/Conditional move if parity even
CMOVNP/CMOVPO	Conditional move if not parity/Conditional move if parity odd
XCHG	Exchange
BSXBP	Byte swap
XADD	Exchange and add
CMPSXGB	Compare and exchange 8 bytes
CMPSXQB	Compare and exchange 4 bytes
PUSH	Push onto stack
POP	Pop off of stack
PUSHA/PUSHAD	Push general-purpose registers onto stack
POPA/POPAD	Pop general-purpose registers from stack
IN	Read from a port
OUT	Write to a port
CWDE/CDQ	Convert word to doubleword/Convert doubleword to quadword
CWB/CQDE	Convert byte to word/Convert word to doubleword in EAX register
MOVSX	Move and sign extend
MOVZX	Move and zero extend

5.1.2. Binary Arithmetic Instructions

The binary arithmetic instructions perform basic binary integer computations on byte, word, and doubleword operands located in memory and/or the general-purpose registers.

ADD	Integer add
ADC	Add with carry
SUB	Subtract
SBB	Subtract with borrow
IMUL	Signed multiply

5



intel

INSTRUCTION SET SUMMARY

MUL	Unsigned multiply
DIV	Signed divide
DIV	Unsigned divide
INC	Increment
DEC	Decrement
NEG	Negate
CMP	Compare

5.1.3. Decimal Arithmetic

The decimal arithmetic instructions perform decimal arithmetic on binary-coded decimal (BCD) data.

DAA	Decimal adjust after addition
DAS	Decimal adjust after subtraction
AAA	ASCII adjust after addition
AAS	ASCII adjust after subtraction
AAM	ASCII adjust after multiplication
AAD	ASCII adjust before division

5.1.4. Logical Instructions

The logical instructions perform basic AND, OR, XOR, and NOT logical operations on byte, word, and doubleword values.

AND	Perform bitwise logical AND
OR	Perform bitwise logical OR
XOR	Perform bitwise logical exclusive OR
NOT	Perform bitwise logical NOT

5.1.5. Shift and Rotate Instructions

The shift and rotate instructions shift and rotate the bits in word and doubleword operands.

SAR	Shift arithmetic right
SHR	Shift logical right
SAL/SHL	Shift arithmetic left/Shift logical left

6



INTEL INSTRUCTION SET SUMMARY

SFRD	Shift right double
SFLD	Shift left double
ROR	Rotate right
ROL	Rotate left
RCR	Rotate through carry right
RCL	Rotate through carry left

5.1.6. Bit and Byte Instructions

The bit and instructions set and modify individual bits in the bits in word and doubleword operands. The byte instructions set the value of a byte operand to indicate the status of flags in the EFLAGS register.

BT	Bit test
BTR	Bit test and reset
BTC	Bit test and complement
BPL	Bit scan forward
BRS	Bit scan reverse
SETB/SETZ	Set byte if equal/Set byte if zero
SETNB/SETNZ	Set byte if above/Set byte if not zero
SETNB/SETNS	Set byte if above or equal/Set byte if not below or equal
SETNB/SETNBE	Set byte if above or equal/Set byte if not below/Set byte if not carry
SETNB/SETNA/SETNC	Set byte if below/Set byte if not above or equal/Set byte if carry
SETNB/SETNA	Set byte if below or equal/Set byte if not above
SETG/SETNL	Set byte if greater/Set byte if not less or equal
SETGE/MINL	Set byte if greater or equal/Set byte if not less
SETL/MINGE	Set byte if less/Set byte if not greater or equal
SETLE/MPNGE	Set byte if less or equal/Set byte if not greater
SETS	Set byte if sign (negative)
SETNS	Set byte if not sign (non-negative)
SETO	Set byte if overflow

7 54



INTEL INSTRUCTION SET SUMMARY

SETNO	Set byte if not overflow
SETPE/SETP	Set byte if parity even/Set byte if parity
SETPO/SETNP	Set byte if parity odd/Set byte if not parity
TEST	Logical compare

5.1.7. Control Transfer Instructions

The control transfer instructions provide jumps, conditional jumps, loops, and calls and return operations to control program flow.

JMP	Jump
JBE	Jump if equal/less or equal
JNE/JNZ	Jump if not equal/less or equal
JABOVE	Jump if above/less or equal/less or equal
JAE/JNB	Jump if above or equal/less or equal
JBE/JNAE	Jump if below/less or equal
JBE/JNA	Jump if below or equal/less or equal
JG/JNLE	Jump if greater/less or equal
JGE/JNLT	Jump if greater or equal/less or equal
JL/JNGE	Jump if less/less or equal
JLE/JNLT	Jump if less or equal/less or equal
JC	Jump if carry
JNC	Jump if not carry
JO	Jump if overflow
JNO	Jump if not overflow
JL	Jump if sign (negative)
JNS	Jump if not sign (non-negative)
JPO/JNP	Jump if parity odd/less or equal
JPE/JPP	Jump if parity even/less or equal
JCXZ/JECXZ	Jump register CX zero/less or equal
LOOP	Loop with ECX counter
LOOPE/LOOPES	Loop with ECX and zero/less or equal
LOOPNZ/LOOPNES	Loop with ECX and not zero/less or equal

8 54



INTEL INSTRUCTION SET SUMMARY

CALL	Call procedure
RET	Return
IRET	Return from interrupt
INT	Software interrupt
INT3	Interrupt on overflow
INVD	Denote value not of major
ENTER	High-level procedure entry
LEAVE	High-level procedure exit

5.1.8. String Instructions

The string instructions operate on strings of bytes, allowing them to be moved to and from memory.

MOVS/MOVSX	Move string/Move byte string
MOVS/MOVSQ	Move string/Move word string
MOVS/MOVSZ	Move string/Move doubleword string
CMPS/CMPSB	Compare string/Compare byte string
CMPS/CMPSW	Compare string/Compare word string
CMPS/CMPSD	Compare string/Compare doubleword string
SCAS/SCASB	Scan string/Scan byte string
SCAS/SCASW	Scan string/Scan word string
SCAS/SCASD	Scan string/Scan doubleword string
LODS/LODSB	Load string/Load byte string
LODS/LODSW	Load string/Load word string
LODS/LODSD	Load string/Load doubleword string
STOS/STOSB	Store string/Store byte string
STOS/STOSW	Store string/Store word string
STOS/STOSD	Store string/Store doubleword string
REP	Repeat while ECX not zero
REPE/REPZ	Repeat while equal/Repeat while zero
REPNE/REPNZ	Repeat while not equal/Repeat while not zero
INS/INSB	Input string from port/Input byte string from port

9 62



Intel

INSTRUCTION SET SUMMARY

INSDIBSW	Input string from port Input word string from port
INSDIBSD	Input string from port Input doubleword string from port
OUTSDIOF8B	Output string to port Output byte string to port
OUTSDIOF16B	Output string to port Output word string to port
OUTSDIOF32B	Output string to port Output doubleword string to port

5.1.9. Flag Control Instructions

The flag control instructions operate on the flags in the EFLAGS register:

STC	Set carry flag
CLC	Clear the carry flag
CMC	Complement the carry flag
CLD	Clear the direction flag
STD	Set direction flag
IARF	Load flags into AX register
SARF	Store AX register into flags
PUSHF/POPF	Push/Pop EFLAGS from stack
STI	Set interrupt flag
CLI	Clear the interrupt flag

5.1.10. Segment Register Instructions

The segment register instructions allow for pointers (segment addresses) to be loaded into the segment registers:

LDS	Load for pointer using DS
LES	Load for pointer using ES
LFS	Load for pointer using FS
LGS	Load for pointer using GS
LSS	Load for pointer using SS

10 58

Intel

INSTRUCTION SET SUMMARY

5.1.11. Miscellaneous Instructions

The miscellaneous instructions provide such functions as loading an effective address, executing a "no-operation," and retrieving processor identification information:

LEA	Load effective address
NOP	No operation
LOCK	Unidirectional instruction
XLAT/BLATB	Table lookup translation
CPUID	Processor identification

5.2. x87 FPU INSTRUCTIONS

The x87 FPU instructions are executed by the processor's x87 FPU. These instructions operate on floating-point, integer, and binary-coded decimal (BCD) operands.

5.2.1. Data Transfer

The data transfer instructions move floating-point, integer, and BCD values between memory and the x87 FPU registers. They also perform conditional move operations on floating-point operands.

FILD	Load floating-point value
FIST	Store floating-point value
FISTP	Store floating-point value and pop
FILD	Load integer
FIST	Store integer
FISTP	Store integer and pop
FBLD	Load BCD
FBSTP	Store BCD and pop
FEXCH	Exchange registers
FCMOVBE	Floating-point conditional move if equal
FCMOVNE	Floating-point conditional move if not equal
FCMOVB	Floating-point conditional move if below
FCMOVBE	Floating-point conditional move if below or equal
FCMOVNB	Floating-point conditional move if not below
FCMOVNE	Floating-point conditional move if not below or equal

11 58

Common Instructions

- **Basic Instructions**
 - ADD, SUB, INC, DEC, MOV, NOP
- **Branching Instructions**
 - JMP, CMP, Jcc
- **More Arithmetic Instructions**
 - NEG, MUL, IMUL, DIV, IDIV
- **Logical (bit manipulation) Instructions**
 - AND, OR, NOT, SHL, SHR, SAL, SAR, ROL, ROR, RCL, RCR
- **Subroutine Instructions**
 - PUSH, POP, CALL, RET

12 UMBC, CMSC313, Richard Chang <chang@umbc.edu>

READ THE FRIENDLY MANUAL (RTFM)

- **Best Source: Intel Instruction Set Reference**
 - Available off the course web page in PDF
 - Download it, you'll need it
- **Other sources:**
 - Appendix A of *Assembly Language Step-by-Step*
- **Questions to ask:**
 - Basic function? (e.g., adds two numbers)
 - Addressing modes supported? (e.g., register to register)
 - Side effects? (e.g., OF modified)

13

UMBC, CMSC313, Richard Chang <rchang@umbc.edu>



INSTRUCTION SET REFERENCE

ADD—Add

Opcode	Instruction	Description
04 0b	ADD AL, imm8	Add imm8 to AL
05 0w	ADD AX, imm16	Add imm16 to AX
07 0F	ADD EAX, imm32	Add imm32 to EAX
80 0 0b	ADD r/m8, imm8	Add imm8 to r/m8
81 0 0w	ADD r/m16, imm16	Add imm16 to r/m16
83 0 0w	ADD r/m32, imm32	Add imm32 to r/m32
83 0 0b	ADD r/m8, imm8	Add sign-extended imm8 to r/m8
83 0 0w	ADD r/m16, imm16	Add sign-extended imm16 to r/m16
03 0F	ADD r/m8, r8	Add r8 to r/m8
03 0w	ADD r/m16, r16	Add r16 to r/m16
03 0F	ADD r/m32, r32	Add r32 to r/m32
03 0w	ADD r/m16, r16	Add r16 to r/m16
03 0F	ADD r/m32, r32	Add r32 to r/m32
03 0w	ADD r/m16, r16	Add r16 to r/m16
03 0F	ADD r/m32, r32	Add r32 to r/m32

Description

Adds the first operand (destination operand) and the second operand (source operand) and stores the result in the destination operand. The destination operand can be a register or a memory location, the source operand can be an immediate, a register, or a memory location. (However, two memory operands cannot be used in one instruction.) When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

The ADD instruction performs integer addition. It evaluates the result for both signed and unsigned integer operands and sets the OF and CF flags to indicate a carry (overflow) in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result. This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation

DEST ← DEST + SRC;

Flags Affected

The OF, SF, ZF, AF, CF, and PF flags are set according to the result.

14

Intel Manual's Addressing Mode Notation

- **r8**: One of the 8-bit registers AL, CL, DL, BL, AH, CH, DH, or BH.
- **r16**: One of the 16-bit registers AX, CX, DX, BX, SP, BP, SI, or DI.
- **r32**: One of the 32-bit registers EAX, ECX, EDX, EBX, ESP, EBP, ESI, or EDI.
- **imm8**: An immediate 8-bit value.
- **imm16**: An immediate 16-bit value.
- **imm32**: An immediate 32-bit value.
- **r/m8**: An 8-bit operand that is either the contents of an 8-bit register (AL, BL, CL, DL, AH, BH, CH, and DH), or a byte from memory.
- **r/m16**: A 16-bit register (AX, BX, CX, DX, SP, BP, SI, and DI) or memory operand used for instructions whose operand-size attribute is 16 bits.
- **r/m32**: A 32-bit register (EAX, EBX, ECX, EDX, ESP, EBP, ESI, and EDI) or memory operand used for instructions whose operand-size attribute is 32 bits.

15

Branching Instructions

- **JMP** = unconditional jump
- Conditional jumps use the flags to decide whether to jump to the given label or to continue.
- The flags were modified by previous arithmetic instructions or by a compare (**CMP**) instruction.
- The instruction:
CMP op1, op2
 computes the unsigned and two's complement subtraction **op1 - op2** and modifies the flags. The contents of **op1** are not affected.

28

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

Example of CMP instruction

- Suppose **AL** contains 254. After the instruction:
CMP AL, 17
CF = 0, OF = 0, SF = 1 and ZF = 0.
- A **JA** (jump above) instruction would jump.
- A **JG** (jump greater than) instruction wouldn't jump.
- Both signed and unsigned comparisons use the same **CMP** instruction.
- Signed and unsigned jump instructions interpret the flags differently.

29

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

More Conditional Jumps

- Uses flags to determine whether to jump
 - Example: **JAE** (jump above or equal) jumps when the Carry Flag = 0

CMP EAX, 1492
JAE OceanBlue

- Unsigned vs signed jumps
 - Example: use **JAE** for unsigned data **JGE** (greater than or equal) for signed data

CMP EAX, 1492
JAE OceanBlue

CMP EAX, -42
JGE Somewhere

30

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

Table 7-4. Conditional Jump Instructions

Instruction Mnemonic	Condition (Flag States)	Description
Unsigned Conditional Jumps		
JAE/JNB	(CF or ZF)=0	Above/not below or equal
JBE/JNA	CF=0	Above or equal/not below
JBE/JNA	CF=1	Below/not above or equal
JBE/JNA	(CF or ZF)=1	Below or equal/not above
JC	CF=1	Carry
JE/JZ	ZF=1	Equal/zero
JNC	CF=0	Not carry
JNE/JNZ	ZF=0	Not equal/not zero
JNP/JPO	PF=0	Not parity/parity odd
JPU/JPE	PF=1	Parity/parity even
JCXZ	CX=0	Register CX is zero
JECXZ	ECX=0	Register ECX is zero
Signed Conditional Jumps		
JG/JNL	(SF xor OF) or ZF =0	Greater/not less or equal
JGE/JNL	(SF xor OF)=0	Greater or equal/not less
JL/JNGE	(SF xor OF)=1	Less/not greater or equal
JLE/JNG	(SF xor OF) or ZF=1	Less or equal/not greater
JNO	OF=0	Not overflow
JNS	SF=0	Not sign (non-negative)
JO	OF=1	Overflow
JS	SF=1	Sign (negative)

31




INSTRUCTION SET REFERENCE

Jcc—Jump if Condition Is Met

Opcode	Instruction	Description
77 0B	JA r8, r16	Jump short if above (CF=0 and ZF=0)
77 0C	JAE r8, r16	Jump short if above or equal (CF=0)
77 0D	JB r8, r16	Jump short if below (CF=1)
77 0E	JBE r8, r16	Jump short if below or equal (CF=1 or ZF=1)
77 0F	JC r8, r16	Jump short if carry (CF=1)
83 0B	JNC r8, r16	Jump short if not carry (CF=0)
83 0C	JNE/JNZ r8, r16	Jump short if not equal (ZF=0)
83 0D	JNP/JPO r8, r16	Jump short if not parity (PF=0)
83 0E	JPE/JPE r8, r16	Jump short if parity (PF=1)
83 0F	JPC r8, r16	Jump short if carry (CF=1)
83 10	JNB r8, r16	Jump short if not below (CF=0)
83 11	JNBE r8, r16	Jump short if not below or equal (CF=0 or ZF=0)
83 12	JNB r8, r16	Jump short if not below (CF=0)
83 13	JNBE r8, r16	Jump short if not below or equal (CF=0 and ZF=0)
83 14	JNC r8, r16	Jump short if not carry (CF=0)
83 15	JNE r8, r16	Jump short if not equal (ZF=0)
83 16	JNP r8, r16	Jump short if not parity (PF=0)
83 17	JPE r8, r16	Jump short if parity (PF=1)
83 18	JPC r8, r16	Jump short if carry (CF=1)
83 19	JNB r8, r16	Jump short if not below (CF=0)
83 1A	JNBE r8, r16	Jump short if not below or equal (CF=0 or ZF=0)
83 1B	JNB r8, r16	Jump short if not below (CF=0)
83 1C	JNBE r8, r16	Jump short if not below or equal (CF=0 and ZF=0)
83 1D	JNC r8, r16	Jump short if not carry (CF=0)
83 1E	JNE r8, r16	Jump short if not equal (ZF=0)
83 1F	JNP r8, r16	Jump short if not parity (PF=0)
83 20	JPE r8, r16	Jump short if parity (PF=1)
83 21	JPC r8, r16	Jump short if carry (CF=1)
83 22	JNB r8, r16	Jump short if not below (CF=0)
83 23	JNBE r8, r16	Jump short if not below or equal (CF=0 or ZF=0)
83 24	JNB r8, r16	Jump short if not below (CF=0)
83 25	JNBE r8, r16	Jump short if not below or equal (CF=0 and ZF=0)
83 26	JNC r8, r16	Jump short if not carry (CF=0)
83 27	JNE r8, r16	Jump short if not equal (ZF=0)
83 28	JNP r8, r16	Jump short if not parity (PF=0)
83 29	JPE r8, r16	Jump short if parity (PF=1)
83 2A	JPC r8, r16	Jump short if carry (CF=1)
83 2B	JNB r8, r16	Jump short if not below (CF=0)
83 2C	JNBE r8, r16	Jump short if not below or equal (CF=0 or ZF=0)
83 2D	JNB r8, r16	Jump short if not below (CF=0)
83 2E	JNBE r8, r16	Jump short if not below or equal (CF=0 and ZF=0)
83 2F	JNC r8, r16	Jump short if not carry (CF=0)
83 30	JNE r8, r16	Jump short if not equal (ZF=0)
83 31	JNP r8, r16	Jump short if not parity (PF=0)
83 32	JPE r8, r16	Jump short if parity (PF=1)
83 33	JPC r8, r16	Jump short if carry (CF=1)
83 34	JNB r8, r16	Jump short if not below (CF=0)
83 35	JNBE r8, r16	Jump short if not below or equal (CF=0 or ZF=0)
83 36	JNB r8, r16	Jump short if not below (CF=0)
83 37	JNBE r8, r16	Jump short if not below or equal (CF=0 and ZF=0)
83 38	JNC r8, r16	Jump short if not carry (CF=0)
83 39	JNE r8, r16	Jump short if not equal (ZF=0)
83 3A	JNP r8, r16	Jump short if not parity (PF=0)
83 3B	JPE r8, r16	Jump short if parity (PF=1)
83 3C	JPC r8, r16	Jump short if carry (CF=1)
83 3D	JNB r8, r16	Jump short if not below (CF=0)
83 3E	JNBE r8, r16	Jump short if not below or equal (CF=0 or ZF=0)
83 3F	JNB r8, r16	Jump short if not below (CF=0)
83 40	JNBE r8, r16	Jump short if not below or equal (CF=0 and ZF=0)
83 41	JNC r8, r16	Jump short if not carry (CF=0)
83 42	JNE r8, r16	Jump short if not equal (ZF=0)
83 43	JNP r8, r16	Jump short if not parity (PF=0)
83 44	JPE r8, r16	Jump short if parity (PF=1)
83 45	JPC r8, r16	Jump short if carry (CF=1)
83 46	JNB r8, r16	Jump short if not below (CF=0)
83 47	JNBE r8, r16	Jump short if not below or equal (CF=0 or ZF=0)
83 48	JNB r8, r16	Jump short if not below (CF=0)
83 49	JNBE r8, r16	Jump short if not below or equal (CF=0 and ZF=0)
83 4A	JNC r8, r16	Jump short if not carry (CF=0)
83 4B	JNE r8, r16	Jump short if not equal (ZF=0)
83 4C	JNP r8, r16	Jump short if not parity (PF=0)
83 4D	JPE r8, r16	Jump short if parity (PF=1)
83 4E	JPC r8, r16	Jump short if carry (CF=1)
83 4F	JNB r8, r16	Jump short if not below (CF=0)
83 50	JNBE r8, r16	Jump short if not below or equal (CF=0 or ZF=0)
83 51	JNB r8, r16	Jump short if not below (CF=0)
83 52	JNBE r8, r16	Jump short if not below or equal (CF=0 and ZF=0)
83 53	JNC r8, r16	Jump short if not carry (CF=0)
83 54	JNE r8, r16	Jump short if not equal (ZF=0)
83 55	JNP r8, r16	Jump short if not parity (PF=0)
83 56	JPE r8, r16	Jump short if parity (PF=1)
83 57	JPC r8, r16	Jump short if carry (CF=1)
83 58	JNB r8, r16	Jump short if not below (CF=0)
83 59	JNBE r8, r16	Jump short if not below or equal (CF=0 or ZF=0)
83 5A	JNB r8, r16	Jump short if not below (CF=0)
83 5B	JNBE r8, r16	Jump short if not below or equal (CF=0 and ZF=0)
83 5C	JNC r8, r16	Jump short if not carry (CF=0)
83 5D	JNE r8, r16	Jump short if not equal (ZF=0)
83 5E	JNP r8, r16	Jump short if not parity (PF=0)
83 5F	JPE r8, r16	Jump short if parity (PF=1)
83 60	JPC r8, r16	Jump short if carry (CF=1)
83 61	JNB r8, r16	Jump short if not below (CF=0)
83 62	JNBE r8, r16	Jump short if not below or equal (CF=0 or ZF=0)
83 63	JNB r8, r16	Jump short if not below (CF=0)
83 64	JNBE r8, r16	Jump short if not below or equal (CF=0 and ZF=0)
83 65	JNC r8, r16	Jump short if not carry (CF=0)
83 66	JNE r8, r16	Jump short if not equal (ZF=0)
83 67	JNP r8, r16	Jump short if not parity (PF=0)
83 68	JPE r8, r16	Jump short if parity (PF=1)
83 69	JPC r8, r16	Jump short if carry (CF=1)
83 6A	JNB r8, r16	Jump short if not below (CF=0)
83 6B	JNBE r8, r16	Jump short if not below or equal (CF=0 or ZF=0)
83 6C	JNB r8, r16	Jump short if not below (CF=0)
83 6D	JNBE r8, r16	Jump short if not below or equal (CF=0 and ZF=0)
83 6E	JNC r8, r16	Jump short if not carry (CF=0)
83 6F	JNE r8, r16	Jump short if not equal (ZF=0)
83 70	JNP r8, r16	Jump short if not parity (PF=0)
83 71	JPE r8, r16	Jump short if parity (PF=1)
83 72	JPC r8, r16	Jump short if carry (CF=1)
83 73	JNB r8, r16	Jump short if not below (CF=0)
83 74	JNBE r8, r16	Jump short if not below or equal (CF=0 or ZF=0)
83 75	JNB r8, r16	Jump short if not below (CF=0)
83 76	JNBE r8, r16	Jump short if not below or equal (CF=0 and ZF=0)
83 77	JNC r8, r16	Jump short if not carry (CF=0)
83 78	JNE r8, r16	Jump short if not equal (ZF=0)
83 79	JNP r8, r16	Jump short if not parity (PF=0)
83 7A	JPE r8, r16	Jump short if parity (PF=1)
83 7B	JPC r8, r16	Jump short if carry (CF=1)
83 7C	JNB r8, r16	Jump short if not below (CF=0)
83 7D	JNBE r8, r16	Jump short if not below or equal (CF=0 or ZF=0)
83 7E	JNB r8, r16	Jump short if not below (CF=0)
83 7F	JNBE r8, r16	Jump short if not below or equal (CF=0 and ZF=0)
83 80	JNC r8, r16	Jump short if not carry (CF=0)
83 81	JNE r8, r16	Jump short if not equal (ZF=0)
83 82	JNP r8, r16	Jump short if not parity (PF=0)
83 83	JPE r8, r16	Jump short if parity (PF=1)
83 84	JPC r8, r16	Jump short if carry (CF=1)
83 85	JNB r8, r16	Jump short if not below (CF=0)
83 86	JNBE r8, r16	Jump short if not below or equal (CF=0 or ZF=0)
83 87	JNB r8, r16	Jump short if not below (CF=0)
83 88	JNBE r8, r16	Jump short if not below or equal (CF=0 and ZF=0)
83 89	JNC r8, r16	Jump short if not carry (CF=0)
83 8A	JNE r8, r16	Jump short if not equal (ZF=0)
83 8B	JNP r8, r16	Jump short if not parity (PF=0)
83 8C	JPE r8, r16	Jump short if parity (PF=1)
83 8D	JPC r8, r16	Jump short if carry (CF=1)
83 8E	JNB r8, r16	Jump short if not below (CF=0)
83 8F	JNBE r8, r16	Jump short if not below or equal (CF=0 or ZF=0)
83 90	JNB r8, r16	Jump short if not below (CF=0)
83 91	JNBE r8, r16	Jump short if not below or equal (CF=0 and ZF=0)
83 92	JNC r8, r16	Jump short if not carry (CF=0)
83 93	JNE r8, r16	Jump short if not equal (ZF=0)
83 94	JNP r8, r16	Jump short if not parity (PF=0)
83 95	JPE r8, r16	Jump short if parity (PF=1)
83 96	JPC r8, r16	Jump short if carry (CF=1)
83 97	JNB r8, r16	Jump short if not below (CF=0)
83 98	JNBE r8, r16	Jump short if not below or equal (CF=0 or ZF=0)
83 99	JNB r8, r16	Jump short if not below (CF=0)
83 9A	JNBE r8, r16	Jump short if not below or equal (CF=0 and ZF=0)
83 9B	JNC r8, r16	Jump short if not carry (CF=0)
83 9C	JNE r8, r16	Jump short if not equal (ZF=0)
83 9D	JNP r8, r16	Jump short if not parity (PF=0)
83 9E	JPE r8, r16	Jump short if parity (PF=1)
83 9F	JPC r8, r16	Jump short if carry (CF=1)

32



INSTRUCTION SET REFERENCE

Jcc—Jump if Condition Is Met (Continued)

Opcode	Instruction	Description
0F 80 mod/r	JGE r/m16, r/m32	Jump near if greater or equal (SF=CF)
0F 81 mod/r	JLE r/m16, r/m32	Jump near if less or equal (SF=CF)
0F 82 mod/r	JNA r/m16, r/m32	Jump near if not above (CF=1 or ZF=1)
0F 83 mod/r	JNB r/m16, r/m32	Jump near if not below (CF=0)
0F 84 mod/r	JNBE r/m16, r/m32	Jump near if not below or equal (CF=0 or ZF=0)
0F 85 mod/r	JNB r/m16, r/m32	Jump near if not below (CF=0)
0F 86 mod/r	JNBE r/m16, r/m32	Jump near if not below or equal (CF=0 and ZF=0)
0F 87 mod/r	JNC r/m16, r/m32	Jump near if not carry (CF=0)
0F 88 mod/r	JNE r/m16, r/m32	Jump near if not equal (ZF=0)
0F 89 mod/r	JNP r/m16, r/m32	Jump near if not parity (PF=0)
0F 8A mod/r	JPE r/m16, r/m32	Jump near if parity (PF=1)
0F 8B mod/r	JPC r/m16, r/m32	Jump near if carry (CF=1)
0F 8C mod/r	JNB r/m16, r/m32	Jump near if not below (CF=0)
0F 8D mod/r	JNBE r/m16, r/m32	Jump near if not below or equal (CF=0 or ZF=0)
0F 8E mod/r	JNB r/m16, r/m32	Jump near if not below (CF=0)
0F 8F mod/r	JNBE r/m16, r/m32	Jump near if not below or equal (CF=0 and ZF=0)
0F 90 mod/r	JNC r/m16, r/m32	Jump near if not carry (CF=0)
0F 91 mod/r	JNE r/m16, r/m32	Jump near if not equal (ZF=0)
0F 92 mod/r	JNP r/m16, r/m32	Jump near if not parity (PF=0)
0F 93 mod/r	JPE r/m16, r/m32	Jump near if parity (PF=1)
0F 94 mod/r	JPC r/m16, r/m32	Jump near if carry (CF=1)
0F 95 mod/r	JNB r/m16, r/m32	Jump near if not below (CF=0)
0F 96 mod/r	JNBE r/m16, r/m32	Jump near if not below or equal (CF=0 or ZF=0)
0F 97 mod/r	JNB r/m16, r/m32	Jump near if not below (CF=0)
0F 98 mod/r	JNBE r/m16, r/m32	Jump near if not below or equal (CF=0 and ZF=0)
0F 99 mod/r	JNC r/m16, r/m32	Jump near if not carry (CF=0)
0F 9A mod/r	JNE r/m16, r/m32	Jump near if not equal (ZF=0)
0F 9B mod/r	JNP r/m16, r/m32	Jump near if not parity (PF=0)
0F 9C mod/r	JPE r/m16, r/m32	Jump near if parity (PF=1)
0F 9D mod/r	JPC r/m16, r/m32	Jump near if carry (CF=1)
0F 9E mod/r	JNB r/m16, r/m32	Jump near if not below (CF=0)
0F 9F mod/r	JNBE r/m16, r/m32	Jump near if not below or equal (CF=0 or ZF=0)
0F A0 mod/r	JNB r/m16, r/m32	Jump near if not below (CF=0)
0F A1 mod/r	JNBE r/m16, r/m32	Jump near if not below or equal (CF=0 and ZF=0)
0F A2 mod/r	JNC r/m16, r/m32	Jump near if not carry (CF=0)
0F A3 mod/r	JNE r/m16, r/m32	Jump near if not equal (ZF=0)
0F A4 mod/r	JNP r/m16, r/m32	Jump near if not parity (PF=0)
0F A5 mod/r	JPE r/m16, r/m32	Jump near if parity (PF=1)
0F A6 mod/r	JPC r/m16, r/m32	Jump near if carry (CF=1)
0F A7 mod/r	JNB r/m16, r/m32	Jump near if not below (CF=0)
0F A8 mod/r	JNBE r/m16, r/m32	Jump near if not below or equal (CF=0 or ZF=0)
0F A9 mod/r	JNB r/m16, r/m32	Jump near if not below (CF=0)
0F AA mod/r	JNBE r/m16, r/m32	Jump near if not below or equal (CF=0 and ZF=0)
0F AB mod/r	JNC r/m16, r/m32	Jump near if not carry (CF=0)
0F AC mod/r	JNE r/m16, r/m32	Jump near if not equal (ZF=0)
0F AD mod/r	JNP r/m16, r/m32	Jump near if not parity (PF=0)
0F AE mod/r	JPE r/m16, r/m32	Jump near if parity (PF=1)
0F AF mod/r	JPC r/m16, r/m32	Jump near if carry (CF=1)

Description
 Checks the state of one or more of the status flags in the EFLAGS register (CF, OF, PF, SF, and ZF) and, if the flags are in the specified state (condition), performs a jump to the target instruction specified by the displacement operand. A condition code (C) is associated with each instruction according to the condition code operand. For the condition to be satisfied, the jump is not performed and the instruction continues to be executed following the C.

The target instruction is specified with a relative offset in signed offset relative to the current value of the instruction pointer in the (EIP register). A relative offset (rel, rel16, or rel32) is generally specified as a field in assembly code, which is added to the instruction pointer. Instruction offsets are in bytes (offsets are in bytes of 1 to 12). If the operand size is 16 bits, the register bits 16 to 31 of the EIP register are cleared to 0s, resulting in a maximum instruction pointer size of 16 bits.

33



Short Jumps vs. Near Jumps

- Jumps use relative addressing
 - assembler computes an *offset* from address of current instruction.
 - produces *relocatable* code
- SHORT jumps use 8-bit offsets
 - target label within -128 bytes to +127 bytes
- NEAR jumps use 32-bit offsets
 - target label within -2^{31} bytes to $+2^{31}-1$ bytes (there is also an absolute address version)

37

Short Jumps vs. Near Jumps

- Some assemblers determine SHORT vs NEAR jumps automatically, but *some do not*.
- explicitly specify SHORT jumps


```
jmp SHORT somewhere
```
- explicitly specify NEAR jumps


```
jge NEAR somewhere
```

38

```

; File: jmp.asm
;
; Demonstrating near and short jumps
;
        section .text
        global _start

_start: nop

; initialise
start:  mov  eax, 17      ; eax := 17
        cmp  eax, 42     ; 17 - 42 is ...
        jge  exit       ; exit if 17 >= 42
        jge  short exit
        jge  near exit

        jmp  exit
        jmp  short exit
        jmp  near exit

exit:   mov  ebx, 0      ; exit code, 0=normal
        mov  eax, 1     ; Exit.
        int  0x80       ; Call kernel.

```

```

1          ; File: jmp.asm
2          ;
3          ; Demonstrating near and short jumps
4          ;
5
6          section .text
7          global _start
8
9 00000000 90          _start: nop
10
11         ; initialize
12
13 00000001 B811000000 start: mov   eax, 17      ; eax := 17
14 00000006 3D2A000000      cmp   eax, 42      ; 17 - 42 is ...
15
16 0000000B 7D14          jge   exit        ; exit if 17 >= 42
17 0000000D 7D12          jge   short exit
18 0000000F CF8D0C000000      jge   near exit
19
20 00000015 E907000000      jmp   exit
21 0000001A EB05          jmp   short exit
22 0000001C E900000000      jmp   near exit
23
24 00000021 B800000000 exit:  mov   ebx, 0      ; exit code, 0=normal
25 00000026 B801000000      mov   eax, 1      ; Exit.
26 0000002B CD80          int   0x80        ; Call kernel.

```

Using Jump Instructions

41

Converting an if Statement

```

if (x < y) {
    statement block 1 ;
} else {
    statement block 2 ;
}

```

```

MOV EAX,[x]
CMP EAX,[y]
JGE ElsePart
.          ; if part
.          ; statement block 1
.
JMP Done  ; skip over else part
ElsePart:
.          ; else part
.          ; statement block 2
.
Done:

```

42

Converting a while Loop

```
while (i > 0) {
  statement 1 ;
  statement 2 ;
}
```

```
WhileTop:
MOV EAX,[i]
CMP EAX,0
JLE Done
.           ; statement 1
.
.           ; statement 2
.
.
JMP WhileTop
Done:
```

43

References

- Some figures and diagrams from *IA-32 Intel Architecture Software Developer's Manual, Vols 1-3*
<http://developer.intel.com/design/Pentium4/manuals/>

44
