

x86 Assembly Language III

CMSC 313
Sections 01, 02

i386 Instruction Overview

2

i386 Instruction Set Overview

- **General Purpose Instructions**
 - works with data in the general purpose registers
- **Floating Point Instructions**
 - floating point arithmetic
 - data stored in separate floating point registers
- **Single Instruction Multiple Data (SIMD) Extensions**
 - MMX, SSE, SSE2
- **System Instructions**
 - Sets up control registers at boot time

3

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

INSTRUCTION SET SUMMARY

intel.

5.1. GENERAL-PURPOSE INSTRUCTIONS

The general-purpose instructions perform basic data movement, arithmetic, logic, program flow, and string operations that programmers commonly use to write application and system software to run on the processor. These instructions operate on memory and general-purpose registers (EAX, ECX, ECX, EDX, ESI, EBP, and ESP) and in the FPU/AGS register. They also operate on address registers (DR, SS, DS, ES, and CR), the general-purpose registers, and the segment registers (DR, SS, DS, ES, and CR). The following sections describe the general-purpose instructions.

5.1.1. Data Transfer Instructions

The data transfer instructions move data between memory and the general-purpose and segment registers. They also perform specific operations such as conditional moves, stack access, and data conversion.

MOV	Move data between general-purpose registers, move data between memory and general-purpose or segment registers, move immediate
CMOVE/CMOVZ	Conditional move if equal Conditional move if zero
CMOVE/CMOVNZ	Conditional move if not equal/Conditional move if not zero
CMOVE/CMOVBE	Conditional move if above/Conditional move if not below
CMOVE/CMOVNB	Conditional move if below or equal Conditional move if not below
CMOVE/CMOVNAE	Conditional move if below/Conditional move if not above or equal
CMOVE/CMOVNA	Conditional move if below or equal/Conditional move if greater than or equal
CMOVE/CMOVNL	Conditional move if greater or less/Conditional move if not less or equal
CMOVE/CMOVNG	Conditional move if greater or equal/Conditional move if not greater
CMOVE/CMOVNGE	Conditional move if less/Conditional move if not greater
CMOVNC	Conditional move if less or equal/Conditional move if not greater
CMOVGE	Conditional move if carry

4

5-2

INSTRUCTION SET SUMMARY

intel.

5.1.2. Binary Arithmetic Instructions

The binary arithmetic instruction perform basic binary integer computations on byte, word, and doubleword integers located in memory and/or the general-purpose registers.

ADD	Add
ADC	Add with carry
SUB	Subtract
SBB	Subtract with borrow
IMUL	Signed multiply

5

5-3

INSTRUCTION SET SUMMARY

intel.

5.1.3. Decimal Arithmetic

The decimal arithmetic instructions perform decimal arithmetic on binary coded decimal (BCD) data.

DAS	Decimal adjust after addition
DAS	Decimal adjust after subtraction
AAA	ASCII adjust after addition
AAS	ASCII adjust after subtraction
AAM	ASCII adjust after multiplication
AAD	ASCII adjust before division

5.1.4. Logical Instructions

The logical instructions perform basic AND, OR, XOR, and NOT logical operations on byte, word, and doubleword values.

AND	Perform bitwise logical AND
OR	Perform bitwise logical OR
XOR	Perform bitwise logical exclusive OR
NOT	Perform bitwise logical NOT

5.1.5. Shift and Rotate Instructions

The shift and rotate instructions shift and rotate the bits in word and doubleword operands.

SAR	Shift arithmetic right
SRR	Shift logical right
SAL/SHL	Shift arithmetic left/Shift logical left

6

5-4



INSTRUCTION SET SUMMARY

SHRD	Shift right double
SHLD	Shift left double
ROL	Rotate right
ROL	Rotate left
RCL	Rotate through carry right
RCL	Rotate through carry left

5.1.6. Bit and Byte Instructions

The bit instructions test and modify individual bits in the bits in word and doubleword operands. The byte instructions set the value of a byte operand to indicate the status of flags in the EDX register.

BT	Bit test
BTS	Bit test and set
BTR	Bit test and reset
BTC	Bit test and complement
BSF	Bit scan forward
BSR	Bit scan reverse
SETE/SETZ	Set byte if equal/Set byte if zero
SETNE/SETNZ	Set byte if not equal/Set byte if not zero
SETA/SETNA	Set byte if always/Set byte if not below or equal
SETAS/SETNS	Set byte if above or equal/Set byte if not below or equal
SETG/SETNG	Set byte if greater or equal/Set byte if not greater or equal
SETL/SETNL	Set byte if less or equal/Set byte if not greater or equal
SETS	Set byte if sign (negative)
SUTNS	Set byte if not sign (non-negative)
SUTO	Set byte if overflow

7

5-5

INSTRUCTION SET SUMMARY



SETNO	Set byte if not overflow
SETPE/SETNP	Set byte if parity even/Set byte if not parity
SETPO/SETNP	Set byte if parity odd/Set byte if not parity
TEST	Logical compare

5.1.7. Control Transfer Instructions

The control transfer instructions provide jump, conditional jump, long, and call and return operations to control program flow.

JMP	Jump
JLE/JNLE	Jump if equal/Jump if not equal
JNC/JNCZ	Jump if carry/Jump if not carry
JAE/JNAE	Jump if above/Jump if not below or equal
JAE/JNAE	Jump if above or equal/Jump if not below
JBE/JNAE	Jump if below/Jump if not above or equal
JBE/JNAE	Jump if below or equal/Jump if not above
JG/JNE	Jump if greater/Jump if not equal
JGE/JNE	Jump if greater or equal/Jump if not equal
JL/JNG	Jump if less/Jump if not greater or equal
JL/JNG	Jump if less or equal/Jump if not greater
JC	Jump if carry
JNC	Jump if not carry
JO	Jump if overflow
JNO	Jump if not overflow
JNS	Jump if sign (negative)
JNS	Jump if not sign (non-negative)
JPO/JNP	Jump if parity odd/Jump if not parity
JPO/JNP	Jump if parity even/Jump if parity
JCXZ	Jump to ECX register
JCXZ/JCXZ	Jump to ECX register CX times/Jump register ECX zero
LOOP	Loop with ECX counter
LOOP/LOOP	Loop with ECX and zero/Loop with ECX and equal
LOOPNZ/LOOPNE	Loop with ECX and not zero/Loop with ECX and not equal

8

5-6

1



INSTRUCTION SET SUMMARY

CALL	Call procedure
RET	Return
IRET	Return from interrupt
INT	Software interrupt
INTO	Interrupt on overflow
BOUND	Double value of range
ENTER	High-level procedure entry
LEAVE	High-level procedure exit

5.1.8. String Instructions

The string instructions operate on strings of bytes, allowing them to be moved to and from memory.

MOVSB/MOVSW	Move string/Move byte string
MOVSB/MOVSW	Move string/Move word string
MOVSD/MOVWD	Move string/Move doubleword string
CMPSB/CMPSW	Compare string/Compare byte string
CMPSD/CMPWD	Compare string/Compare word string
SCASB/SCASW	Scan string/Scan byte string
SCASB/SCASW	Scan string/Scan word string
SCASD/SCASQ	Scan string/Scan doubleword string
LODSB/LODSD	Load string/Load byte string
LODSD/LODSD	Load string/Load doubleword string
STOSB/STOSB	Store string/Store byte string
STOSW/STOSW	Store string/Store word string
STOSD/STOSD	Store string/Store doubleword string
REP	Repeat while ECX not zero
REPNE/REPZ	Repeat while equal/Repeat while zero
REPNE/REPZ	Repeat while not equal/Repeat while not zero
INS/INSB	Input string from port/Input byte string from port

9

5-7

INSTRUCTION SET SUMMARY

intel.

INPSW	Input string from port
INSSWD	Input string from port Input word/byte string from port
OUTS/OUTSB	Output string to port Output byte string to port
OUTSW/OUTSW	Output string to port Output word/string to port
OUTSD/OUTD	Output string to port Output word/byte/string to port

5.1.9. Flag Control Instructions
The flag control instructions operate on the flags in the EFLAGS register:

STC	Set carry flag
CLC	Clear the carry flag
CMC	Complement the carry flag
CLD	Clear direction flag
STD	Set direction flag
LAHF	Load flags into AH register
SAHF	Store AH register into flags
PUSHF/PUSHFD	Push EFLAGS onto stack
POPF/POPFD	Pop EFLAGS from stack
STI	Set interrupt flag
CLI	Clear the interrupt flag

5.1.10. Segment Register Instructions
The segment register instructions allow for pointers (segment addresses) to be loaded into the segment registers:

LDS	Load for pointer using DS
LFS	Load for pointer using ES
LJS	Load for pointer using FS
LGS	Load for pointer using GS
LSS	Load for pointer using SS

10

5-8

INSTRUCTION SET SUMMARY

intel.

5.1.11. Miscellaneous Instructions
The miscellaneous instructions provide such functions as loading an effective address, executing a "no-operation," and retrieving processor identification information:

LEA	Load effective address
NOP	No operation
UD2	Table look-up instruction
XLAT/XLATB	Table look-up translation
CPUD	Processor identification

5.2. X87 FPU INSTRUCTIONS
The x87 FPU instructions are executed by the processor's x87 FPU. These instructions operate on floating-point, integer, and binary-coded decimal (BCD) operands.

5.2.1. Data Transfer
The data transfer instructions move floating-point, integer, and BCD values between memory and the x87 FPU registers. They also perform conditional move operations on floating-point, integer, and BCD values.

FLD	Load floating-point value
FST	Store floating-point value
FSSTP	Store floating-point value and pop
FILD	Load integer
FIST	Store integer
FISTP	Store integer and pop
FRD	Load BCD
FRSTP	Store BCD and pop
FXCH	Exchange registers
FCMOVE	Floating-point conditional move if equal
FCMOVNE	Floating-point conditional move if not equal
FCMOVBL	Floating-point conditional move if below
FCMOVBE	Floating-point conditional move if below or equal
FCMOVNB	Floating-point conditional move if not below
FCMOVNBE	Floating-point conditional move if not below or equal

11

5-8

Common Instructions

- **Basic Instructions**
 - ADD, SUB, INC, DEC, MOV, NOP
- **Branching Instructions**
 - JMP, CMP, Jcc
- **More Arithmetic Instructions**
 - NEG, MUL, IMUL, DIV, IDIV
- **Logical (bit manipulation) Instructions**
 - AND, OR, NOT, SHL, SHR, SAL, SAR, ROL, ROR, RCL, RCR
- **Subroutine Instructions**
 - PUSH, POP, CALL, RET

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

READ THE FRIENDLY MANUAL (RTFM)

- Best Source: Intel Instruction Set Reference**
 - Available off the course web page in PDF
 - Download it, you'll need it
- Other sources:**
 - Appendix A of *Assembly Language Step-by-Step*
- Questions to ask:**
 - Basic function? (e.g., adds two numbers)
 - Addressing modes supported? (e.g., register to register)
 - Side effects? (e.g., OF modified)

13

UMBC, CMSC313, Richard Chang <chang@umbc.edu>



INSTRUCTION SET REFERENCE

ADD—Add

Opcode	Instruction	Description
04 0b	ADC AL,mm8	Add mm8 to AL.
05 0b	ADC AX,mm16	Add mm16 to AX.
06 0f	ADC RAX,mm32	Add mm32 to RAX.
80 0b	ADC mm0,mm0	Add mm0 to mm0.
81 0b	ADC mm0,mm16	Add mm0 to mm16.
81 0f	ADC mm0,mm32	Add mm0 to mm32.
83 0b	ADC mm/r/mm32	Add sign-extended mm32 to mm/r.
83 0f	ADC mm/mm32	Add sign-extended mm32 to mm32.
00 0b	ADC mm/r#	Add # of mm32.
01 0b	ADC mm/r#16	Add #16 to mm32.
01 0f	ADC mm/r#32	Add #32 to mm32.
02 0b	ADC r/m#	Add mm32 to r/r.
03 0b	ADC r8-r#8	Add mm16 to r/r.
03 0f	ADC r92-r#32	Add mm32 to r/r.

Description

Adds the first operand (destination operand) and the second operand (source operand) and stores the sum in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, a register, or a memory location. (However, two memory operands cannot be used in one instruction.) When an immediate value is used as the source operand, it is sign-extended to the size of the destination operand format.

The ADD instruction performs integer addition. It evaluates the result for both signed and unsigned integer operands and sets the OF and CF flags to indicate a carry (overflow) in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation

DEST ← DEST + SRC;

Flags Affected

The OF, SF, ZF, AF, CF, and PF flags are set according to the result.

14

Intel Manual's Addressing Mode Notation

- r8:** One of the 8-bit registers AL, CL, DL, BL, AH, CH, DH, or BH.
- r16:** One of the 16-bit registers AX, CX, DX, BX, SP, BP, SI, or DI.
- r32:** One of the 32-bit registers EAX, ECX, EDX, EBX, ESP, EBP, ESI, or EDI.
- imm8:** An immediate 8-bit value.
- imm16:** An immediate 16-bit value.
- imm32:** An immediate 32-bit value.
- r/m8:** An 8-bit operand that is either the contents of an 8-bit register (AL, BL, CL, DL, AH, BH, CH, and DH), or a byte from memory.
- r/m16:** A 16-bit register (AX, BX, CX, DX, SP, BP, SI, and DI) or memory operand used for instructions whose operand-size attribute is 16 bits.
- r/m32:** A 32-bit register (EAX, EBX, ECX, EDX, ESP, EBP, ESI, and EDI) or memory operand used for instructions whose operand-size attribute is 32 bits.

15

The EFLAGS Register

- A special 32-bit register that contains “results” of previous instructions
 - OF = overflow flag, indicates two’s complement overflow.
 - SF = sign flag, indicates a negative result.
 - ZF = zero flag, indicates the result was zero.
 - CF = carry flag, indicates unsigned overflow, also used in shifting
- An operation may set, clear, modify or test a flag.
- Some operations leave a flag undefined.

UMBC, CMSC313, Richard Chang <rchang@umbc.edu>

16




Figure 3-7. EFLAGS Register

17

intel®
BASIC EXECUTION ENVIRONMENT

AF (bit 4) Adjust flag. Set if an arithmetic operation generates a carry or borrows out of the 3rd or 4th byte of the result, cleared otherwise. This flag is used in binary-rounding instructions.

ZF (bit 6) Zero flag. Set if the result is zero, cleared otherwise.

SF (bit 7) Sign flag. Set equal to the most-significant bit of the result, which is the sign bit of a signed integer. (0 indicates a positive value and 1 indicates a negative value.)

OF (bit 11) Overflow flag. Set if the integer result is too large a positive number or too small a negative number (excluding the sign-bit). If it is the destination operand of a floating-point instruction, it is set if the result is an NaN or infinity for signed integers (two’s complement) or denormal.

Of these status flags, only the SF, ZF, and OF flags are used by the FST, CLC, and CMC instructions. Also the bit instructions (BT, BTS, BTR, and BTD) copy a specified bit into the CF flag.

The status flags allow a single arithmetic operation to produce results for three different data types: unsigned integers, signed integers, and BCD integers. If the result of an arithmetic operation is a signed integer, the SF and OF flags are set according to the sign of the result. If it is an unsigned integer, the SF and OF flags are set according to the sign of the result. If it is a BCD integer, the SF and OF flags are set according to the sign of the result.

When performing multiple-precision arithmetic on integers, the CF flag is used in conjunction with the add-with-carry (ADC) and subtract-with-borrow (SBD) instructions to propagate a carry or borrow between digits.

The condition instructions Jcc (jump on condition code) or SETcc (byte set on condition code) (e.g. LOOPcc, and CMPOcc) conditional moves use one or more of the status flags as condition codes for their branch, setbits, or endcond conditions.

3.4.3.2 OF FLAG
The direction flag (DF), located in the bit 10 of the EFLAGS register controls the string instructions (MOVSB, CMPSB, SCASB, LODSB, and STOSB). Setting the DF flag causes the string instructions to move data in the proper direction (from address to low address). Clearing the DF flag causes the string instructions to move data from low address to high address.

The STD and CLD instructions set and clear the DF flag, respectively.

3.4.4. System Flags and IOPL Field
The system flags and IOPL field in the EFLAGS register control operating-system or executive operations. They should not be modified by application programs. The functions of the system flags are as follows:

18

3-14

Summary of ADD Instruction

- **Basic Function:**
 - Adds source operand to destination operand.
 - Both signed and unsigned addition performed.
- **Addressing Modes:**
 - Source operand can be immediate, a register or memory.
 - Destination operand can be a register or memory.
 - Source and destination cannot both be memory.
- **Flags Affected:**
 - OF = 1 if two's complement overflow occurred
 - SF = 1 if result in two's complement is negative (MSbit = 1)
 - ZF = 1 if result is zero
 - CF = 1 if unsigned overflow occurred

19

UMB, CMSC313, Richard Chang <chang@umbc.edu>

INTEL INSTRUCTION SET REFERENCE

SUB—Subtract

Operands	Instruction	Description
# R/M	SUB R/M	Subtract operand from R
20 m	SUB A[16:0]	Subtract operand from AX
20 al	SUB EAX,JM32	Subtract word3 from EAX
01 R/M	SUB R/M	Subtract operand from R
01 m	SUB ECX,JM16	Subtract word16 from ECX
01 al	SUB ECX,JM8	Subtract word8 from ECX
03 R/M	SUB RM32	Subtract sign-extended operand from R/M32
03 m	SUB RM16	Subtract sign-extended operand from M16
03 al	SUB RM8	Subtract sign-extended operand from M8
29 R/M	SUB R/M16	Subtract R/M16 from R/M16
29 m	SUB RC16	Subtract M16 from R/M16
29 al	SUB RC8	Subtract M8 from R/M8
2B R/M	SUB R/M	Subtract R/M from R/M
2B m	SUB RM	Subtract M from R/M
2B al	SUB R/M32	Subtract R/M32 from R/M32

Description

Subtracts the second operand (source operand) from the first operand (destination operand) and stores the result in the destination operand. The destination operand can be a register or a memory location. The source operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) When an immediate value is used, it must be aligned with the operand size by a factor of four or eight.

The SUB instruction performs integer subtraction. It evaluates the result for both signed and unsigned integer operands and sets the OF and CF flags to indicate a borrow in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result. This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation
DEST = DEST - SRC;

Flags Affected

The OF, SF, ZF, AF, PF, and CF flags are set according to the result.

20

378

INTEL INSTRUCTION SET REFERENCE

INC—Increment by 1

Operands	Instruction	Description
# R/M	INC R/M	Increment R/M by 1
PF R/M	INC R/M8	Increment operand by 1
PF R/M	INC R/M16	Increment operand by 1
PF R/M	INC R/M32	Increment operand by 1
40-R/M	INC RC2	Increment doubleword register by 1

Description

Adds 1 to the destination operand, while preserving the state of the CF flag. The destination operand can be a register or memory location. This instruction allows a loop counter to be updated on each iteration of a loop. It is useful for loops that do not have an increment operand. It performs an increment operation that does update the CF flag.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation
DEST = DEST + 1;

Flags Affected

The CF flag is not affected. The OF, SF, ZF, AF, and PF flags are set according to the result.

Protected Mode Executions

IF(O=0)
If the destination operand is located in a nonvolatile segment.

IF(S=0)
If a memory operand effective address is outside the CS, DS, ES, FS, or GS register.

IF(CD=1)
If CS, DS, ES, FS, or GS register is used to access memory and it contains a null segment selector.

IF(SS=0)
If a memory operand effective address is outside the SS segment limit.

IF(BE=0)
If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

IF(AC=0)
If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

21

328

INSTRUCTION SET REFERENCE

DEC—Decrement by 1

Opcode	Instruction	Description
FF F	DEC r/m8	Decrement r/m8 by 1
FF F	DEC r/m16	Decrement r/m16 by 1
FF F	DEC r/m32	Decrement r/m32 by 1
48 4F	DEC r32	Decrement r32 by 1
48 4F	DEC r64	Decrement r64 by 1

Description

Subtracts 1 from the destination operand, while preserving the state of the CF flag. The destination operand can be a register or a memory location. This instruction alters a loop counter to be subtracted from a value in memory or a register. It is also a useful decrementing operator that updates the CF flag, use a SUB instruction with an immediate operand of 1.)

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation

DEST DEST - 1;

Flags Affected

The CF flag is not affected. The OF, SF, ZF, AF, and PF flags are set according to the result.

Protected Mode Exceptions

GP(0)
If the destination operand is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a null segment selector.

PS(0)
If a memory operand effective address is outside the SS segment limit.

P(If fault occurs)
If a page fault occurs.

AC(0)
If alignment checking is enabled and an unaligned memory reference is made with the current privilege level is 3.

Real-Address Mode Exceptions

GF(0)
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

SS(0)
If a memory operand effective address is outside the SS segment limit.

22

3-177

INSTRUCTION SET REFERENCE

MOV—Move

Opcode	Instruction	Description
B0 P	MOV r/m8,r/m8	Move r/m8 to r/m8
B0 P	MOV r/m8,r/m32	Move r/m8 to r/m32
B0 P	MOV r/m32,r/m32	Move r/m32 to r/m32
B0 P	MOV r/m16,r/m16	Move r/m16 to r/m16
B0 P	MOV r/m16,r/m32	Move r/m16 to r/m32
B0 P	MOV r/m32,r/m32	Move r/m32 to r/m32
A1	MOV r/m16,r/m16	Move word at r/m16 offset to AX
A1	MOV r/m16,r/m32	Move word at r/m16 offset to EAX
A2	MOV r/m32,r/m32	Move AL to r/m32 offset
A2	MOV r/m16,r/m32	Move AX to r/m32 offset
A3	MOV r/m32,r/m32	Move EAX to r/m32 offset
B0 -d	MOV r/m32,r/m32	Move dword to r/m32 offset
B0 -d	MOV r/m32,r/m32	Move imm32 to r/m32 offset
C0 -d	MOV r/m32,r/m32	Move dword to r/m32 offset
C7 -d	MOV r/m32,r/m32	Move dword to r/m32 offset

NOTES

If the m16, m32, and m64/32 operands specify a simple offset relative to the segment base, where B1, B2, and D2 are the bit size of the data. The address size attribute of the instruction determines the size of the offset. If the offset is zero, then the instruction is a no-operation (NOP).

* If 32-bit mode, the assembler may insert 16-bit operand-size prefices with this instruction (use the following command line option for further information):

>Description

Copies the second operand (source operand) to the first operand (destination operand). The source operand can be an immediate value, general-purpose register, segment register, or memory location. The destination operand can be a general-purpose register or a memory location. Both operands must be the same size, which can be a byte, a word, or a doubleword.

The MOV instruction cannot be used to load the CS register. Attempting to do so results in an invalid opcode exception (#UD). To load the CS register, use the INT3, CALL, or RET instructions.

23

3-432

INSTRUCTION SET REFERENCE

MOV—Move (Continued)

If the destination operand is a segment register (DS, FS, GS, or SS), the source operand must be a valid segment selector. In protected mode, moving a segment selector into a segment register requires a segment descriptor. In real-address mode, the segment selector is loaded into the hidden (shadow) part of the segment register. While loading this information, the segment selector and segment descriptor information is validated to ensure consistency. The segment selector and segment descriptor information is validated to ensure consistency. The segment selector and segment descriptor information is validated to ensure consistency. The segment selector and segment descriptor information is validated to ensure consistency. The segment selector and segment descriptor information is validated to ensure consistency. The segment selector and segment descriptor information is validated to ensure consistency.

A memory operand (r/m32 or r/m64) can be loaded into the DS, ES, FS, and GS registers without causing a protection exception. However, any subsequent attempt to reference a register using DS, ES, FS, or GS as a segment base or as an offset value causes a general protection exception (#GP) or no memory reference occurs.

Loading the SS register with a MOV instruction inhibits all interrupt until after the execution of the next instruction (MOV ECX,[stack-pointer] value before an interrupt occurs). The SS register can be loaded with a value from memory or with an immediate value. Loading the SS register with a MOV instruction inhibits all interrupt until after the execution of the next instruction (MOV ECX,[stack-pointer] value before an interrupt occurs). The SS register can be loaded with a value from memory or with an immediate value.

When operating in 32-bit mode and moving data between a segment register and a general-purpose register, the 32-bit IA-32 processor does not require the use of the 16-bit operand-size prefix (B1, B2, C0, C7). The 32-bit IA-32 processor uses the standard form of the instruction is used (for example, MOV DS, AX). The processor will treat the DS register as a segment selector and the AX register as a general-purpose register. Using the instruction MOV DS, EAX will avoid this unwanted 64-bit prefix. When the processor is in 16-bit mode, the 32-bit IA-32 processor does not use the 32-bit operand-size prefix (B1, B2, C0, C7). The 32-bit IA-32 processor uses the standard form of the instruction is used (for example, MOV DS, AX). The least-significant bits of the general-purpose register are the destination or source operand. If the register is a segment register, the processor checks to see if the segment descriptor is implementation dependent. For the Pentium Pro processor, the two high-order bytes are filled with 0, for earlier 32-bit IA-32 processors, the two high-order bytes are undefined.

Operation

DEST SRC;

Looking a segment register while in保护模式 results in spatial checks and actions, as described in the following listing. These checks are performed on the segment selector and the segment register it points to.

If SS is loaded:

Note that in a sequence of instructions that individually delay interrupts past the following instruction, only the last instruction in the sequence delays the interrupt. For example, if a sequence of three instructions that individually delay interrupt past the following instruction, the third instruction may not delay the interrupt. Thus, in the following instruction sequence:

ED
MOV SS,EAX
MOV ECX,[...]
Interrupt may be recognized before MOV ESP, EBP executes, because ST1 also delays interrupt for one instruction

24

3-432

INSTRUCTION SET REFERENCE **intel.**

MOV—Move (Continued)

```

THEN
    IF segment selector is null
        THEN RPLP
        ELSE
            IF segment selector index is outside descriptor table limits
                OR segment selector's RPL > CPL
                OR segment selector's limit is infinite data segment
                OR DPL > CPL (a writable code segment)
                THEN
                    IF segment not marked present
                    THEN RSV
                    ELSE
                        SS segment selector;
                        DS segment descriptor;
                    FI;
                FI;
            ELSE
                IF DS, ES, FS, or GS is loaded with non-null selector;
                THEN
                    IF segment selector index is outside descriptor table limits
                    OR segment is marked data or invalidable code segment
                    OR segment is marked code or invalidable data segment
                    AND both RPL and CPL <= DPL;
                    THEN
                        IF segment not marked present
                        THEN RSV
                        ELSE
                            SegmentRegister := segment selector;
                            SegmentDescriptor := segment descriptor;
                        FI;
                    FI;
                ELSE
                    DS, ES, FS, or GS is loaded with a null selector;
                    THEN
                        SegmentRegister := segment selector;
                        SegmentDescriptor := segment descriptor;
                    FI;
                FI;
            ELSEAFFECTED
            None
        PROTECTED MODE EXCEPTIONS
        ACPI(9)      If attempt is made to load SS register with null segment selector.
                    If the destination operand is in a nonwritable segment.
    FI;

```

25

3434

INSTRUCTION SET REFERENCE **intel.**

NOP—No Operation

Opcode	Instruction	Description
00	NOP	No operation

Description
Performs no operation. The instruction is a one-byte instruction that takes up space in the instruction stream but does not affect the machine's state, except the F17 register.
The NOP instruction is an alias mnemonic for the XC3H/03AX/F3AX instruction.

Flags Affected
None.

Exceptions (All Operating Modes)
None.

26

3508

Conditional Jumps

27

Branching Instructions

- **JMP** = unconditional jump
- Conditional jumps use the flags to decide whether to jump to the given label or to continue.
- The flags were modified by previous arithmetic instructions or by a compare (**CMP**) instruction.
- The instruction:

CMP op1, op2

computes the unsigned and two's complement subtraction **op1 - op2** and modifies the flags. The contents of **op1** are not affected.

28

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

Example of CMP instruction

- Suppose **AL** contains 254. After the instruction:

CMP AL, 17

CF = 0, OF = 0, SF = 1 and ZF = 0.

- A **JA** (jump above) instruction would jump.
- A **JG** (jump greater than) instruction wouldn't jump.
- Both signed and unsigned comparisons use the same **CMP** instruction.
- Signed and unsigned jump instructions interpret the flags differently.

29

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

More Conditional Jumps

- Uses flags to determine whether to jump
 - Example: **JAE** (jump above or equal) jumps when the Carry Flag = 0

CMP EAX, 1492
JAE OceanBlue

- Unsigned vs signed jumps
 - Example: use **JAE** for unsigned data **JGE** (greater than or equal) for signed data

CMP EAX, 1492
JAE OceanBlue

CMP EAX, -42
JGE Somewhere

30

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

intel®
INSTRUCTION SET REFERENCE

Jcc—Jump If Condition Is Met (Continued)

The conditions for each Jcc instruction are given in the “Description” column of the table on the preceding page. The terms “less” and “greater” are used for comparisons of signed integers and the terms “less or equal” and “greater or equal” are used for comparisons of unsigned integers.

Because a particular value of the same flag can sometimes be interpreted in two ways, two instructions are defined for some flags. For example, the JA (jump if above) instruction and the JC (jump if carry) instruction both set the CF flag to 1 when it is 1 and 0 when it is 0.

The Jcc instruction does not support jumps (jumps to other code segments). When the target for the conditional jump is in a different segment, the opposite condition from the condition being tested is used. For example, the JA instruction is equivalent to the JA (JMP instruction) to the other segment. For example, the following conditional far jump is illegal:

```
JA FARLABEL
```

To accomplish this far jump, use the following two instructions:

```
JMP NEARLOC  
JMP FARLOC
```

The JA and JCXZ instruction differs from the other Jcc instructions because they do not check the status flags; instead they check the contents of the ECX and CX registers, respectively. For either the ECX or CX register is chosen according to the address-size attribute. These instructions will also detect when the loop counter reaches zero and prevent an infinite loop iteration (such as LOOPS). They prevent entering the loop when the ECX or CX register is zero, which would cause the loop to execute 2³² or 64k times, respectively, instead of zero times.

All unconditional jumps are converted to code fetches of one or two cache lines, regardless of length or costability.

Operation

```
IF condition
  THEN
    EIP = EIP + SignExtend(DEST);
    IF OperandSize = 16
      ECX = ECX;
    ELSE
      EIP = EIP AND 000FFFFF;
      ECX = ECX AND 000FFFFF;
      IF CS Base OR DR > CS Limit
        ECX = ECX AND 000FFFFF;
    FI;
  FI;
```

3.206

34

intel®
INSTRUCTION SET REFERENCE

Jcc—Jump If Condition Is Met (Continued)

Flags Affected

None

Protected Mode Exceptions

AGP If the offset being jumped to is beyond the limits of the CS segment.

Real-Address Mode Exceptions

AGP If the offset being jumped to is beyond the limits of the CS segment or is outside of the effective address space from 1 to FFFFH. This condition can occur if a 12-bit address size override prefix is used.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

3.387

35

Closer look at JGE

- JGE jumps if and only if SF = OF
 - Examples using 8-bit registers. Which of these result in a jump?
- | | |
|---|---|
| 1. MOV AL, 96
CMP AL, 80
JGE Somewhere | 2. MOV AL, -64
CMP AL, 80
JGE Somewhere |
| 3. MOV AL, 64
CMP AL, -80
JGE Somewhere | 4. MOV AL, 64
CMP AL, 80
JGE Somewhere |
- If OF=0, then use SF to check whether A-B >= 0.
 - If OF=1, then do opposite of SF.
 - JGE works after a CMP instruction, even when subtracting the operands result in an overflow!

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

36

Short Jumps vs. Near Jumps

- Jumps use relative addressing
 - assembler computes an *offset* from address of current instruction.
 - produces *relocatable* code
- SHORT jumps use 8-bit offsets
 - target label within -128 bytes to +127 bytes
- NEAR jumps use 32-bit offsets
 - target label within -2^{31} bytes to $+2^{31}-1$ bytes (there is also an absolute address version)

37

Short Jumps vs. Near Jumps

- Some assemblers determine SHORT vs NEAR jumps automatically, but *some do not*.
- explicitly specify SHORT jumps
`jmp SHORT somewhere`
- explicitly specify NEAR jumps
`jge NEAR somewhere`

38

```
; File: jmp.asm
;
; Demonstrating near and short jumps
;

section .text
global _start

_start: nop
        ; initialize

start:  mov    eax, 17          ; eax := 17
        cmp    eax, 42          ; 17 - 42 is ...
        jge    exit             ; exit if 17 >= 42
        jge    short_exit       ; short exit
        jge    near_exit         ; near exit

        jmp    exit             ; exit
        jmp    short_exit       ; short exit
        jmp    near_exit         ; near exit

exit:   mov    ebx, 0           ; exit code, 0=normal
        mov    eax, 1           ; Exit.
        int    000H              ; Call Kernel.
```

```

1          : File: jmp.asm
2          ;
3          ; Demonstrating near and short jumps
4          ;
5          section .text
6          global _start
7
8          _start: nop
9 00000000 90      ; initialize
10
11
12 00000001 B811000000 start: mov    eax, 17      ; eax := 17
13 00000006 3D2A000000 cmp    eax, 42      ; 17 - 42 is ...
14
15 0000000B 7D14      jne    exit      ; exit if 17 >= 42
16 0000000D 7D12      jne    short_exit      ; short exit
17 0000000F 0FB80C000000 jne    near_exit      ; near exit
18
19 00000015 E807000000 jmp    exit      ; exit
20 0000001A E805      jmp    short_exit      ; short exit
21 0000001C E800000000 jmp    near_exit      ; near exit
22
23 00000021 BB00000000 exit:  mov    ebx, 0      ; exit code, 0=normal
24 00000022 BB01000000      mov    eax, 1      ; Exit.
25 0000002B CD80      int    089E      ; Call Kernel.
26

```

Using Jump Instructions

41

Converting an if Statement

```

if (x < y) {
    statement block 1 ;
} else {
    statement block 2 ;
}

```

```

MOV EAX,[x]
CMP EAX,[y]
JGE ElsePart
    .
    .
    ; if part
    ; statement block 1
    .
    .
    JMP Done      ; skip over else part
ElsePart:
    .
    .
    ; else part
    ; statement block 2
    .
    .

Done:

```

42

Converting a while Loop

```
while (i > 0) {  
    statement 1 ;  
    statement 2 ;  
}
```

```
WhileTop:  
    MOV EAX,[i]  
    CMP EAX,0  
    JLE Done  
    .  
    .  
    .  
    .  
    ; statement 1  
    .  
    .  
    .  
    .  
    ; statement 2  
    .  
    .  
    JMP WhileTop  
Done:
```

43

References

- Some figures and diagrams from *IA-32 Intel Architecture Software Developer's Manual, Vols 1-3*
<http://developer.intel.com/design/Pentium4/manuals/>

44
