

**Digital Logic II:
Semiconductors, Transistors, Gates, and
Adders**

CMSC 313
Sections 01, 02

Semiconductors, Transistors, and Gates

2

Semiconductors, Transistors, and Gates

- How do we make gates???

3

A-4 Appendix A - Digital Logic

Truth Tables

- Developed in 1854 by George Boole
- further developed by Claude Shannon (Bell Labs)
- Outputs are computed for all possible input combinations (how many input combinations are there?)

Consider a room with two light switches. How must they work?!

Inputs		Output
A	B	Z
0	0	0
0	1	1
1	0	1
1	1	0

!Don't show this to your electrician, or wire your house this way. This circuit definitely violates the electric code. The practical circuit never leaves the lines to the light "hot" when the light is turned off. Can you figure how?

Computer Architecture and Organization by M. Mardocca and V. Heuring © 2007 M. Mardocca and V. Heuring

Electrically Operated Switch

- Example: a relay

source: <http://www.howstuffworks.com/relay.htm>

UMBC, CMSC313, Richard Chang <rchang@umbc.edu>

Semiconductors

- Electrical properties of silicon
- Doping: adding impurities to silicon
- Diodes and the P-N junction
- Field-effect transistors

6

The Doping of Semiconductors

The addition of a small percentage of foreign atoms in the regular crystal lattice of silicon or germanium produces dramatic changes in their electrical properties, producing n-type and p-type semiconductors.

Pentavalent impurities


(5 valence electrons) produce n-type semiconductors by contributing extra electrons.

Antimony
Arsenic
Phosphorous

Trivalent impurities

(3 valence electrons) produce p-type semiconductors by producing a "hole" or electron deficiency.

Boron
Aluminum
Gallium




[Index](#)
[Semiconductor concepts](#)

HyperPhysics***** Condensed Matter R
Nave [Go Back](#)

10

P- and N- Type Semiconductors



Donor impurity contributes free electrons

Acceptor impurity creates a hole

Click on either for further information.


[Index](#)
[Semiconductor concepts](#)

HyperPhysics***** Condensed Matter R
Nave [Go Back](#)

11

N-Type Semiconductor

The addition of pentavalent impurities such as antimony, arsenic or phosphorous contributes free electrons, greatly increasing the conductivity of the intrinsic semiconductor. Phosphorous may be added by diffusion of phosphine gas (PH₃).



N-Type

Antimony added as impurity

Donor impurity contributes free electrons

Conduction

Fermi level

Valence

Extra electron energy levels

[Index](#)
[Semiconductor concepts](#)

HyperPhysics***** Condensed Matter R
Nave [Go Back](#)

12

Depletion Region Details

In the **p-type** region there are holes from the acceptor **impurities** and in the **n-type** region there are extra electrons.

When a **p-n junction** is formed, some of the electrons from the n-region which have reached the **conduction band** are free to diffuse across the junction and combine with holes.

Filling a hole makes a negative ion and leaves behind a positive ion on the n-side. A space charge builds up, creating a **depletion region** which inhibits any further electron transfer unless it is helped by putting a **forward bias** on the junction.

Electron
 Hole
 Negative ion from filling of p-type vacancy
 Positive ion from removal of electron from n-type impurity

[Show effects of biasing.](#)

HyperPhysics***** Condensed Matter R Nave [Go Back](#)

Forward Biased P-N Junction

Forward biasing the **p-n junction** drives holes to the junction from the **p-type** material and electrons to the junction from the **n-type** material. At the junction the electrons and holes **combine** so that a continuous current can be maintained.

Hole current P Electron current N

[Show energy bands.](#) [Compare to reverse bias.](#)

HyperPhysics***** Condensed Matter R Nave [Go Back](#)

Reverse Biased P-N Junction

The application of a reverse voltage to the **p-n junction** will cause a transient current to flow as both **electrons** and **holes** are pulled away from the junction. When the potential formed by the widened **depletion layer** equals the applied voltage, the current will cease except for the small **thermal current**.


Depletion region

[Show energy bands.](#) [Compare to forward bias.](#)

HyperPhysics***** Condensed Matter R Nave [Go Back](#)


The P-N Junction Diode

The nature of the **p-n junction** is that it will conduct current in the **forward** direction but not in the **reverse** direction. It is therefore a basic tool for **rectification** in the building of DC power supplies.



The reverse current is on the order of 10⁸ amperes and is almost independent of voltage until the breakdown point is reached.

The forward current 'turns on' at about 0.5 volts for a silicon diode and can reach very high currents by 0.7 volts. For a germanium diode the turn-on voltage is about 0.2 volts.




[Index](#)
[Semiconductor concepts](#)
[Semiconductors for electronics](#)

[Diode varieties](#) [PIN diode](#) [Step-recovery diode](#) [Diode applications](#)

HyperPhysics***** Condensed Matter R Nave [Go Back](#)

The Junction Transistor

A bipolar junction transistor consists of three regions of **doped** semiconductors. A small current in the center or base region can be used to control a **larger current** flowing between the end regions (emitter and collector). The device can be characterized as a **current amplifier**, having many applications for **amplification** and **switching**.




[Index](#)
[Semiconductor concepts](#)
[Semiconductors for electronics](#)
[Electronics concepts](#)

[Constraints on operation](#) [Transistor operating conditions](#)
[Varieties of Transistors](#) [Details about conduction in transistors](#)
[Determining collector current](#) [Details about base-emitter junction](#)

HyperPhysics***** Condensed Matter R Nave [Go Back](#)

Transistor as Current Amplifier

The larger **collector current** I_c is proportional to the base current I_b according to the relationship $I_c = \beta I_b$, or more precisely it is proportional to the base-emitter voltage V_{be} . The smaller base current controls the larger collector current, achieving current amplification.



[Index](#)
[Semiconductor concepts](#)
[Semiconductors for electronics](#)
[Electronics concepts](#)
 Reference: [Dielectric/Holton p156](#)

[Constraints on operation](#) [Comments on structure](#) [To pnp version](#)

HyperPhysics***** Condensed Matter R Nave [Go Back](#)

Transistor Switch Example

The switch is open.

$I_C = \beta I_B = 0$

There is no current to the base, so the transistor is in the **cut off condition** with no collector current. All the voltage drop is across the transistor.

$I_B = 0$

[Close the switch](#)

[Transistor operation for switch conditions](#)

[Transistor Switches](#)

[Index](#)
[Electronics concepts](#)
[Digital Electronics](#)
 Reference [Horowitz & Hill](#) p52

HyperPhysics*****Electricity and magnetism R Nave [Go Back](#)

Transistor Switch Example

The switch is closed.

[Open the switch](#)

Almost 10 V drop across bulb. Its resistance determines the collector current.

The base resistor is chosen small enough so that the base current drives the transistor into **saturation**.

In this example the mechanical switch is used to close the transistor switch to show the principles. In practice, any voltage on the base sufficient to drive the transistor to saturation will close the switch and light the bulb.


$I_B = 9.4 \text{ mA}$
 $V_{BE} = 0.6 \text{ V}$



$V_C = 0.05 \text{ to } 0.2 \text{ V}$ in saturation

[Transistor operation for switch conditions](#)

[Transistor Switches](#)



[Index](#)
[Electronics concepts](#)
[Digital Electronics](#)
 Reference [Horowitz & Hill](#) p52





An Inverter using MOSFET

- CMOS = complementary metal oxide semiconductor
- P-type transistor conducts when gate is low
- N-type transistor conducts when gate is high



CMOS Logic vs Bipolar Logic

- MOSFET transistors are easier to miniaturize
- CMOS logic has lower current drain
- CMOS logic is easier to manufacture

30

Circuits for Addition

31

3.5 Combinational Circuits

- Combinational logic circuits give us many useful devices.
- One of the simplest is the *half adder*, which finds the sum of two bits.
- We can gain some insight as to the construction of a half adder by looking at its truth table, shown at the right.

Inputs		Outputs	
X	Y	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

32

Half Adder

- **Inputs:** A and B
- **Outputs:** S = lower bit of $A + B$, c_{out} = carry bit

A	B	S	c_{out}
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


- Using Sum-of-Products: $S = \bar{A}B + A\bar{B}$, $c_{out} = AB$.
- Alternatively, we could use XOR: $S = A \oplus B$.

•••

1

3.5 Combinational Circuits

- As we see, the sum can be found using the XOR operation and the carry using the AND operation.



Inputs		Outputs	
X	Y	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

34

3.5 Combinational Circuits

- We can change our half adder into to a full adder by including gates for processing the carry bit.
- The truth table for a full adder is shown at the right.

Inputs			Outputs	
X	Y	Carry In	Sum	Carry Out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

35

Full Adder

- Inputs: A , B and c_{in}
- Outputs: S = lower bit of $A + B$, c_{out} = carry bit

A	B	c_{in}	S	c_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


- $S = \overline{A}BC + A\overline{B}C + AB\overline{C} + ABC = A \oplus B \oplus C$.
- $c_{out} = MAJ3 = AB + BC + AC$.

♦♦♦

2

3.5 Combinational Circuits


- Here's our completed full adder.



37

3.5 Combinational Circuits

- Just as we combined half adders to make a full adder, full adders can be connected in series.
- The carry bit "ripples" from one adder to the next; hence, this configuration is called a *ripple-carry adder*.



Today's systems employ more efficient adders.

38

Chapter 9: Arithmetic

Constructing Larger Adders

- A 16-bit adder can be made up of a cascade of four 4-bit ripple-carry adders.

Principles of Computer Architecture by M. Mordkoc and V. Heuring © 1999 M. Mordkoc and V. Heuring

3-8 Chapter 3: Arithmetic

Full Subtractor

• Truth table and schematic symbol for a ripple-borrow subtractor:

a_i	b_i	bor_i	$diff_i$	bor_{i+1}
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Principles of Computer Architecture by M. Mardocca and V. Heuring © 1999 M. Mardocca and V. Heuring

3-10 Chapter 3: Arithmetic

Combined Adder/Subtractor

• A single ripple-carry adder can perform both addition and subtraction, by forming the two's complement negative for B when subtracting. (Note that +1 is added at c_0 for two's complement.)

Principles of Computer Architecture by M. Mardocca and V. Heuring © 1999 M. Mardocca and V. Heuring

3-21 Chapter 3: Arithmetic


Carry-Lookahead Addition

$s_i = \bar{a}_i \bar{b}_i c_i + \bar{a}_i b_i \bar{c}_i + a_i \bar{b}_i \bar{c}_i + a_i b_i c_i$
 $c_{i+1} = b_i c_i + a_i c_i + a_i b_i$
 $c_{i+1} = a_i b_i + (a_i + b_i) c_i$
 $c_{i+1} = G_i + P_i c_i$

• Carries are represented in terms of G_i (generate) and P_i (propagate) expressions.

$G_i = a_i b_i$ and $P_i = a_i + b_i$
 $c_0 = 0$
 $c_1 = G_0$
 $c_2 = G_1 + P_1 G_0$
 $c_3 = G_2 + P_2 G_1 + P_2 P_1 G_0$
 $c_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$

Principles of Computer Architecture by M. Mardocca and V. Heuring © 1999 M. Mardocca and V. Heuring



Standard Logic Components

44

3.5 Combinational Circuits


- Decoders are another important type of combinational circuit.
- Among other things, they are useful in selecting a memory location according a binary value placed on the address lines of a memory bus.
- Address decoders with n inputs can select any of 2^n locations.

This is a block diagram for a decoder.

45

3.5 Combinational Circuits

- This is what a 2-to-4 decoder looks like on the inside.




If $x = 0$ and $y = 1$, which output line is enabled?

46

3.5 Combinational Circuits

- A multiplexer does just the opposite of a decoder.
- It selects a single output from several inputs.
- The particular input chosen for output is determined by the value of the multiplexer's control lines.
- To be able to select among n inputs, $\log_2 n$ control lines are needed.




This is a block diagram for a multiplexer.

47

3.5 Combinational Circuits

- This is what a 4-to-1 multiplexer looks like on the inside.




If $S_0 = 1$ and $S_1 = 0$, which input is transferred to the output?

48

A-31 Appendix A: Digital Logic

Demultiplexer




D	A	B	F_0	F_1	F_2	F_3
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

$F_0 = D\bar{A}\bar{B}$ $F_2 = D\bar{A}B$
 $F_1 = D\bar{A}B$ $F_3 = DAB$

Principles of Computer Architecture by M. Mardocca and V. Heuring © 1999 M. Mardocca and V. Heuring

A-32 Appendix A: Digital Logic


Gate-Level Implementation of DEMUX



Principles of Computer Architecture by M. Mardocca and V. Heuring © 1999 M. Mardocca and V. Heuring


3.5 Combinational Circuits

- This shifter moves the bits of a nibble one position to the left or right.



If S = 0, in which direction do the input bits shift?

51



References

- Materials on semiconductors, PN junction and transistors taken from the HyperPhysics web site:

<http://hyperphysics.phy-astr.gsu.edu/hbase/hframe.html>
