

x86 Assembly Language--Subroutines

CMSC 313
Sections 01, 02

Stack Instructions

2

Stack Instructions


- PUSH *op*
 - the stack pointer ESP is decremented by the size of the operand
 - the operand is copied to [ESP]
- POP *op*
 - the reverse of PUSH
 - [ESP] is copied to the destination operand
 - ESP is incremented by the size of the operand

3

Stack Instructions

- Where is the stack?
 - The stack has its own section
 - Linux processes wake up with ESP initialized properly
 - The stack grows “upward” – toward smaller addresses
 - Memory available to the stack set using ‘limit’

4



INSTRUCTION SET REFERENCE



PUSH—Push Word or Doubleword Onto the Stack

Opcode	Instruction	Description
FFh	PUSH r/m16	Push r/m16
F3h	PUSH r/m32	Push r/m32
66h	PUSH r/m16	Push r/m16
67h	PUSH r/m32	Push r/m32
6Ah	PUSH r/m16	Push r/m16
6Bh	PUSH r/m32	Push r/m32
6Ch	PUSH r/m16	Push r/m16
6Dh	PUSH r/m32	Push r/m32
6Eh	PUSH r/m16	Push r/m16
6Fh	PUSH r/m32	Push r/m32
68h	PUSH r/m16	Push r/m16
69h	PUSH r/m32	Push r/m32
6Ah	PUSH r/m16	Push r/m16
6Bh	PUSH r/m32	Push r/m32
6Ch	PUSH r/m16	Push r/m16
6Dh	PUSH r/m32	Push r/m32
6Eh	PUSH r/m16	Push r/m16
6Fh	PUSH r/m32	Push r/m32

Description

Decrements the stack pointer and then stores the source operand on the top of the stack. The address-size attribute of the stack segment determines the stack pointer size (16 bits or 32 bits), and the operand-size attribute of the current code segment determines the amount the stack pointer is decremented (2 bytes or 4 bytes). For example, if these address- and operand-size attributes are 32, the 32-bit ESP register (stack pointer) is decremented by 4 and, if they are 16, the 16-bit SP register is decremented by 2. The D flag in the stack segment's segment descriptor determines the stack's address-size attribute, and the D flag in the current code segment's segment descriptor, along with prefixes, determines the operand-size attribute and also the address-size attribute of the source operand. If a single operand uses the stack address-size attribute to 32 can result in an unaligned stack pointer (that is, the stack pointer is not aligned on a doubleword boundary).

The PUSH ESP instruction pushes the value of the ESP register as it existed before the instruction was executed. Thus, if a PUSH instruction sees a memory operand in which the ESP register is needed for computing the operand address, the effective address of the operand is computed before the ESP register is decremented.


In the real-address mode, if the ESP or SP register is 1 when the PUSH instruction is executed, the processor shuts down due to a lack of stack space. No exception is generated to indicate this condition.

IA-32 Architecture Compatibility

For IA-32 processors from the Intel 286 on, the PUSH ESP instruction pushes the value of the ESP register as it existed before the instruction was executed. (This is also true in the real-address and 16-bit-BIOS modes.) For the Intel 8086 processor, the PUSH SP instruction pushes the new value of the SP register (that is the value after it has been decremented by 2).

5

3480



INSTRUCTION SET REFERENCE

PUSH—Push Word or Doubleword Onto the Stack (Continued)

Operation

```

IF StackAddrSize = 32
  THEN
    IF OperandSize = 32
      THEN
        ESP ← ESP - 4
        EBX ← SRC; (* push doubleword *)
      ELSE (* OperandSize = 16 *)
        ESP ← ESP - 2
        ESX ← SRC; (* push word *)
      FI
    ELSE (* StackAddrSize = 16 *)
      IF OperandSize = 16
        THEN
          SP ← SP - 2
          DS:SP ← SRC; (* push word *)
        ELSE (* OperandSize = 32 *)
          SP ← SP - 4
          SS:SP ← SRC; (* push doubleword *)
        FI
      FI
    FI
  
```

Flags Affected

None.

Protected Mode Exceptions


- #GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- If the DS, ES, FS, or GS register is used to access memory and it contains a null segment selector.
- #SS(0) If a memory operand effective address is outside the SS segment limit.
- #PF(n) (fault-code) If a page fault occurs.
- #AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

- #BP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

6

3481



intel INSTRUCTION SET REFERENCE

POP—Pop a Value from the Stack

Opcode	Instruction	Description
POP	POP r16	Pop top of stack into r16, increment stack pointer
POP	POP r32	Pop top of stack into r32, increment stack pointer
POP	POP r16	Pop top of stack into r16, increment stack pointer
POP	POP r32	Pop top of stack into r32, increment stack pointer
POP	POP CS	Pop top of stack into CS, increment stack pointer
POP	POP DS	Pop top of stack into DS, increment stack pointer
POP	POP SS	Pop top of stack into SS, increment stack pointer
POP	POP FS	Pop top of stack into FS, increment stack pointer
POP	POP GS	Pop top of stack into GS, increment stack pointer

Description

Loads the value from the top of the stack to the location specified by the destination operand and then increments the stack pointer. The destination operand can be a general-purpose register, memory location, or segment register.

The address-size attribute of the stack segment determines the stack pointer size (16 bits or 32 bits—the source address stack), and the operand-size attribute of the current code segment determines the amount the stack pointer is incremented (2 bytes or 4 bytes). For example, if these address-size attributes are 32-bit CS register (stack pointer) is incremented by 4 bytes. If they are 16-bit CS register is incremented by 2. (The D flag in the stack segment's segment descriptor determines the stack's address-size attribute, and the D flag in the current code segment's segment descriptor, along with prefixes, determines the operand-size attribute and also the address-size attribute of the destination operand.)

If the destination operand is one of the segment registers CS, FS, FS, FS, or SS, the value loaded into the register must be a valid segment selector. In protected mode, processor registers selector with a segment register automatically causes the descriptor information associated with that segment selector to be loaded into the hidden (shadow) part of the segment register and causes the selector and the descriptor information to be validated (see the "Operation" section below).

A null value (0000-0000) may be popped into the DS, ES, FS, or GS register without causing a general protection fault. However, any subsequent attempt to reference a register whose corresponding segment register is loaded with a null value causes a general protection exception (#GP), in this situation, no memory reference occurs and the saved value of the segment register is used.

The RMP instruction cannot pop a value into the CS register. To load the CS register from the stack, use the RET instruction.

If the EIP register is used as a base register for addressing a destination operand in memory, the POP instruction computes the effective address of the operand after it increments the EIP register. For the case of a 16-bit stack where EIP wraps to fit as a result of the POP instruction, the resulting location of the memory write is processor-family specific.

7 3-88



intel INSTRUCTION SET REFERENCE

POP—Pop a Value from the Stack (Continued)

The POP instruction increments the stack pointer (ESP) before data at the old top of stack is written into the destination.


A POP instruction inhibits all interrupts, including the NMI interrupt, until after execution of the next instruction. This action allows sequential execution of POP instructions and MOV ESP instructions without the danger of having an invalid stack during an interrupt¹. However, use of the I/O instruction in the protected method of loading the 32-bit ESP register.

Operation

```

IF StackAddress 32
  THEN
    IF OperandSize 32
      THEN
        DEST SS:ESP ("copy a doubleword")
        ESP ESP + 4
      ELSE ("OperandSize 16")
        DEST SS:ESP ("copy a word")
        ESP ESP + 2
      ELSE ("StackAddress 16")
        THEN
          DEST SS:SP ("copy a word")
          SP SP + 2
        ELSE ("OperandSize 32")
          DEST SS:ESP ("copy a doubleword")
          SP SP + 4
        ELSE
          Loading a segment register while in protected mode results in special checks and actions, as described in the following listing. These checks are performed on the segment selector and the segment descriptor it points to.
          IF SS is loaded
            THEN
              IF segment selector is null
                THEN #NMI.
  1. Note that in a sequence of instructions that includes data interrupts and the following instruction, only the first instruction in the sequence is guaranteed to delay the interrupt. In subsequent interrupt-delaying instructions may not delay the interrupt. Thus, in the following instruction sequence:
  POP SS
  POP ESP
  interrupts may be recognized before the POP ESP instruction, because STI also delays interrupts for one instruction.
  
```

8 3-89



intel INSTRUCTION SET REFERENCE

POP—Pop a Value from the Stack (Continued)

```

FL
IF segment selector index is outside descriptor table limits
OR segment selector's RPL > 0
OR segment is not a writable data segment
OR DS, CS,
  THEN #GP(segment).
FL
THEN #GP(segment).
IF segment not marked present
  THEN #NMI.
ELSE
  segment selector:
  SS segment descriptor:
  FL
  FL
IF DS, ES, FS, or GS is loaded with non-null selector:
  THEN
    IF segment selector index is outside descriptor table limits
    OR segment is not a data or nonconforming code segment
    OR (segment is a data or nonconforming code segment)
    AND (both RPL and CPL > 0)
      THEN #GP(segment).
    ELSE
      THEN #NP(segment).
    ELSE
      segment/register segment selector:
      segment/register segment descriptor:
      FL
      FL
IF DS, ES, FS, or GS is loaded with a null selector:
  THEN
    segment/register segment selector:
    segment/register segment descriptor:
    FL
    FL

```

Flags Affected

None.

Protected Mode Exceptions

#GP(N) If attempt is made to load SS register with null segment selector.

If the destination operand is in a nonwritable segment.

If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

9 3-89



Subroutine Instructions

10

Subroutine Instructions

- **CALL *label***
 - Used to call a subroutine
 - PUSHes the instruction pointer (EIP) on the stack
 - jump to the label
 - does NOTHING else
- **RET**
 - reverse of CALL
 - POPs the instruction pointer (EIP) off the stack
 - execution proceeds from the instruction after the CALL instruction
- Parameters?

11

INSTRUCTION SET REFERENCE



CALL—Call Procedure

Opcode	Instruction	Description
98 to 9F	CALL, m16	Call near, relative displacement relative to next instruction
98 to 9F	CALL, m32	Call near, relative displacement relative to next instruction
9F 01	CALL, m16	Call near, absolute indirect, address given in m16
9F 02	CALL, m32	Call near, absolute indirect, address given in m32
9A to 9D	CALL, ptr16	Call far, absolute, address given in operand
9A to 9D	CALL, ptr32	Call far, absolute, address given in operand
9F 03	CALL, m16 16	Call far, absolute indirect, address given in m16 16
9F 04	CALL, m32 32	Call far, absolute indirect, address given in m32 32

Description

Some procedures include information on the stack and branches to the procedure (called proce-dure) specified with the destination (target) operand. The target operand specifies the address of the first instruction in the called procedure. This operand can be an immediate value, a general-purpose register, or a memory location.

This instruction can be used to execute four different types of calls:

- **near call**—A call to a procedure within the current code segment (the segment currently pointed to by the CS register), sometimes referred to as an intrasegment call.
- **far call**—A call to a procedure located in a different segment than the current code segment, sometimes referred to as an intersegment call.
- **user-privilege-level far call**—A far call to a procedure in a segment at a different privilege level than that of the currently executing program or procedure.
- **task switch**—A call to a procedure located in a different task.

The latter near call types (near-privilege-level call and task switch) can only be executed by protected mode. See the section titled “Calling Procedures Using CALL and RET” in Chapter 6 of the IA-32 Intel Architecture Software Developer’s Manual, Volume 2, for additional information on near, far, and user-privilege-level calls. See Chapter 6, *Task Management*, in the *IA-32 Intel Architecture Software Developer’s Manual, Volume 2*, for information on performing task switches with the CALL instruction.

Near Call: When executing a near call, the processor pushes the value of the EIP register (which contains the offset of the instruction following the CALL instruction onto the stack (the new base or a user-privilege-level). The processor then branches to the address in the current code segment specified with the target operand. The target operand specifies either an absolute offset in the code segment that is an offset from the base of the code segment or a relative offset in signed displacement relative to the current value of the instruction pointer in the EIP register, which points to the instruction following the CALL instruction. The CS register is not changed on near calls.

12

intc. INSTRUCTION SET REFERENCE

CALL—Call Procedure (Continued)

For a near call, an absolute offset is specified indirectly in a general-purpose register or a memory location (16 or 32 bits). The operand-size attribute determines the size of the target operand (16 or 32 bits). Absolute offsets are loaded directly into the EIP register. If the operand-size attribute is 0, the upper two bytes of the EIP register are loaded by the calling procedure. The maximum instruction pointer size of 16 bits. When accessing an absolute offset indirectly using the stack pointer (ESP) as a base register, the base value results in the value of the ESP before the instruction executes.

A relative offset (near or near16) is generally specified as a label or memory code, but if the 16-bit code length is a noncode segment, 16- or 32-bit immediate value. This value is added to the code in the EIP register. As with absolute offsets, the operand-size attribute determines the size of the target operand (16 or 32 bits).

Far Calls to Near Address or Virtual-8086 Mode. When executing a far call to real-address or virtual-8086 mode, the processor pushes the current value of both the CS and EIP registers onto the stack for use as a return-instruction pointer. The processor then performs a far branch to the code segment and offset specified with the target operand for the called procedure. From the target address, the processor branches to the address near directly with a pointer (near16 or near32) or indirectly with a memory location (near16 or near32). With the pointer method, the segment and offset of the called procedure is located in the instruction, using a 4-byte (16-bit operand size) or 8-byte (32-bit operand size) for address immediate. With the indirect method, the target operand specifies a memory location that contains a near (16-bit operand size) or a far (32-bit operand size) far address. The operand-size attribute determines the size of the offset (16 or 32 bits) in the far address. The address is loaded directly into the CS and EIP registers. If the operand-size attribute is 16, the upper two bytes of the EIP register are loaded as 0.

Far Calls to Protected Mode. When the processor is operating in protected mode, the CALL instruction can be used to perform the following three types of far calls:

- Far call to the same privilege level.
- Far call to a different privilege level (lower-privilege level calls).
- Task switch (far call to another task).

In protected mode, the processor always uses the segment selector part of the far address to access the corresponding descriptor in the GDTR or LDT. The descriptor type (code segment, call gate, task gate, or TSS) and access rights determine the type of call operation to be performed. If the selected descriptor is for a code segment, a far call to a code segment at the same privilege level is performed. If the selected code segment is at a different privilege level and the code segment is nonconforming, a general-protection exception is generated. A far call to the same privilege level in protected mode is very similar to one carried out in real-address or virtual-8086 mode. The target operand specifies an offset for the address either directly with a pointer (near16 or near32) or indirectly with a memory location (near16 or near32). The operand-size attribute determines the size of the offset (16 or 32 bits) in the far address. The new code segment selector and its descriptor are loaded into CS registers, and the offset from the instruction is loaded into the EIP register.

13 340

intc. INSTRUCTION SET REFERENCE

CALL—Call Procedure (Continued)

TASK-GATE:

```

IF task_gate(CPL < CPL of RPL)
  THEN #GP(task_gate_selector);
FI
IF task_gate not present
  THEN #MF(task_gate_selector);
FI

```

Push the TSS segment selector in the task gate descriptor.

```

IF TSS segment selector not within GDT list
  OR index not within GDT limit
  THEN #GP(TSS_selector);
FI

```

Access TSS descriptor in GDTR.

```

IF TSS descriptor specifies that the TSS is busy (low-order 5 bits set to 00001)
  THEN #GP(TSS_selector);
FI

```

IF TSS not present

```

  THEN #MF(TSS_selector);
FI

```

Serialize TASKS (with meaning to TSS).

```

IF ESP within code segment limit
  THEN #GPF();
FI

```

END.

TASK-STATE SEGMENT:

```

IF TSS_CPL < CPL of RPL
  OR TSS descriptor includes TSS not available
  THEN #GP(TSS_selector);
FI

```

IF TSS is not present

```

  THEN #MF(TSS_selector);
FI

```

Serialize TASKS (with meaning to TSS).

```

IF EIP not within code segment limit
  THEN #GPF();
FI

```

END.

Flags Affected

All flags are affected if a task switch occurs; no flags are affected if a task switch does not occur.

14 340

intc. INSTRUCTION SET REFERENCE

RET—Return from Procedure

Opcode	Instruction	Description
CD	RET	Near return to calling procedure
CB	RET	Far return to calling procedure
CA	RET imm8	Near return to calling procedure and pop imm8 bytes from stack
CAH	RET imm16	Far return to calling procedure and pop imm16 bytes from stack

Description

Transfers program control to a return address located on the top of the stack. The address is usually placed on the stack by a CALL instruction, and the return is made on the instruction that follows the CALL instruction.

The optional operand specifies the number of stack bytes to be removed after the return address is popped; the default is none. This operand can be used to return parameters from the stack that were passed to the called procedure and are no longer needed. It must be used when the CALL instruction used to switch to a new procedure uses a call gate with a non-zero word count to access the new procedure. Here, the number operand for the RET instruction must specify the same number of bytes as is specified in the word-count field of the call gate.

The RET instruction can be used to execute three different types of returns:

- Near return**—A return to a calling procedure within the current code segment (the segment currently pointed to by the CS register), sometimes referred to as an intrasegment return.
- Far return**—A return to a calling procedure located in a different segment than the current code segment, sometimes referred to as an intersegment return.
- Inter-privilege-level far return**—A far return to a different privilege level than that of the currently executing program or procedure.

The inter-privilege-level return type can only be executed in protected mode. See the section titled "Calling Procedures Using CALL and RET" in Chapter 10 of the *IA-32 Intel Architecture Software Developers' Manual, Volume 2*, for detailed information on near, far, and inter-privilege-level returns.

When executing a near return, the processor pops the return instruction pointer (offset) from the top of the stack into the EIP register and begins program execution at the next instruction pointer. The CS register is unchanged.

When executing a far return, the processor pops the return instruction pointer from the top of the stack into the EIP register, then pops the segment selector from the top of the stack into the CS register. The processor then begins program execution in the new code segment at the new instruction pointer.

15 340


```

; Subroutine print
; Writes null-terminated string with address in eax
;
print:
; find \0 character and count length of string
;
mov     edi, eax           ; use edi as index
mov     ecx, 0            ; initialize count
count:  cmp     [edi], byte 0 ; null char?
je      end_count        ; update index & count
inc     edi
inc     ecx
jmp     short count
end_count:
; make syscall to write
; ecx already has length of string
;
mov     ecx, eax          ; Arg2: addr of message
mov     eax, _WRITE       ; write function
mov     ebx, STDOUT       ; Arg1: file descriptor
int     0x80             ; ask kernel to write
ret
; end of subroutine

```



```

linux32 gdb a.out
GNU gdb 19991004
Copyright 1999 Free Software Foundation, Inc.

(gdb) disas print
Dump of assembler code for function print:
0x08040081 <print>: mov     eax, 0x080400c0
0x08040086 <print+5>: call   0x080400a1 <print>
0x0804008b <print+10>: mov     eax, 0x080400c0
0x08040090 <print+15>: call   0x080400a1 <print>
0x08040095 <print+20>: mov     eax, 0x1
0x0804009a <print+25>: mov     ebx, 0x0
0x0804009f <print+30>: int     0x80
End of assembler dump.

(gdb) break print
Breakpoint 1 at 0x08040081
(gdb) break print
Breakpoint 2 at 0x080400a1

(gdb) run
Starting program: /afs/umbc.edu/users/c/h/chaug/home/asm/sub/a.out

Breakpoint 1, 0x08040081 in print ()
(gdb) print/5 $esp
$1 = 0x7ffffb90
(gdb) cont
Continuing.

Breakpoint 2, 0x080400a1 in print ()
(gdb) print/5 $esp
$2 = 0x7ffffb80
(gdb) r/5 $esp
0x7ffffb80: 0x080400b0

```



```

(gdb) cont
Continuing.
Hello World

Breakpoint 2, 0x080400a1 in print ()
(gdb) print/5 $eax
$1 = 0x080400c0
(gdb) r/20b $esp2
0x080400c0: 71 '0' 111 'o' 111 'o' 100 'd' 48 '-' 28
'h' 121 'y' 101 'e'
0x080400c5: 44 ',' 32 ' ' 99 'p' 108 'i' 117 'u' 101
'e' 32 ' ' 115 'a'
0x080400ca: 107 'k' 121 'y' 10 'l'u' 0 '\000'
(gdb) r/5 $esp
0x7ffffb80: 0x08040095

(gdb) cont
Continuing.
Good-bye, blue sky
Program exited normally.
(gdb) quit
linux32 exit

```

