

x86 Assembly Language IV

CMSC 313
Sections 01, 02

Short vs. Near Jumps

2

Short Jumps vs. Near Jumps

- Jumps use relative addressing
 - assembler computes an *offset* from address of current instruction.
 - produces *relocatable* code
- SHORT jumps use 8-bit offsets
 - target label within -128 bytes to +127 bytes
- NEAR jumps use 32-bit offsets
 - target label within -2^{32} bytes to $+2^{32}-1$ bytes

3

SHORT JUMPS VS NEAR JUMPS

- Some assemblers determine SHORT vs NEAR jumps automatically, but *some do not*.
- explicitly specify SHORT jumps
 - jmp SHORT somewhere
- explicitly specify NEAR jumps
 - jge NEAR somewhere

4

Short Jumps vs. Near Jumps

- Some assemblers determine SHORT vs NEAR jumps automatically, but *some do not*.
- explicitly specify SHORT jumps


```
jmp SHORT somewhere
```
- explicitly specify NEAR jumps


```
jge NEAR somewhere
```

5

```
; File: jmp.asm
;
; Demonstrating near and short jumps
;

section .text
global _start

_start: nop

; initialize

start: mov    eax, 17          ; eax := 17
       cmp    eax, 42          ; 17 - 42 is ...
       jge    exit             ; exit if 17 >= 42
       jge    short_exit       ; short exit
       jge    near_exit        ; near exit

       jmp    exit             ; exit
       jmp    short_exit       ; short exit
       jmp    near_exit        ; near exit

exit:   mov    ebx, 0           ; exit code, 0=normal
       mov    eax, 1           ; Exit.
       int    000H              ; Call Kernel.
```

```

1           : File: jmp.asm
2           ;
3           ; Demonstrating near and short jumps
4           ;
5           section .text
6           global _start
7
8           _start: nop
9 00000000 90      ; initialize
10
11
12 00000001 B811000000 start: mov    eax, 17      ; eax := 17
13 00000006 3D2A000000 cmp    eax, 42      ; 17 - 42 is ...
14
15 0000000B 7D14      jne    exit      ; exit if 17 >= 42
16 0000000D 7D12      jne    short_exit      ; short exit
17 0000000F 0FB80C000000 jne    near_exit      ; near exit
18
19 00000015 E807000000 jmp    exit      ; exit
20 0000001A E805      jmp    short_exit      ; short exit
21 0000001C E800000000 jmp    near_exit      ; near exit
22
23 00000021 BB00000000 exit:  mov    ebx, 0      ; exit code, 0=normal
24 00000022 BB01000000      mov    eax, 1      ; Exit.
25 0000002B CD80      int    0098      ; Call Kernel.
26

```

Bit Manipulation

8

Logical (Bit Manipulation) Instructions

- **AND:** used to clear bits (store 0 in the bits):
 - To clear the lower 4 bits of the AL register:
- AND AL, F0h 1101 0110
 1111 0000
 1101 0000
- **OR:** used to set bits (store 1 in the bits):
 - To set the lower 4 bits of the AL register:
- OR AL, 0Fh 1101 0110
 0000 1111
 1101 1111
- **NOT:** flip all the bits
 - Shift and Rotate instructions move bits around

9

INSTRUCTION SET REFERENCE

AND—Logical AND

Opcode	Instruction	Description
42 h	AND AL, imm8	AX AND imm8
29 h	AND AX,imm16	AX AND imm16
2B h	AND AX,imm32	EAX AND imm32
90 h	AND AL,rd	AL AND rd
91 h	AND AL,rd16	rm16 AND rd16
93 h	AND AL,rd32	rd32 AND rd32
91 h	AND mm,rd	(rm16 AND rd) sign-extended
93 h	AND mm,rd32	(rd32 AND rd) sign-extended
20 h	AND mm16	rm16 AND rm16
21 h	AND mm32	rm16 AND rm32
22 h	AND rd32	rd AND rm32
23 h	AND mm32	rm32 AND rm32

Description
Performs a bitwise AND operation on the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location. The destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result is set to 1 if both corresponding bits of the first and second operands are 1; otherwise, each bit is set to 0.
This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation
DEST ← DEST AND SRC;

Flags Affected
The OF, SF, ZF, and PF flags are cleared. The SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.

Protected Mode Exceptions
#GP(0)
If the destination operand points to a nonwritable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a null segment selector.

10

3-31

INSTRUCTION SET REFERENCE

OR—Logical Inclusive OR

Opcode	Instruction	Description
0C h	OR AL,imm8	AX OR imm8
03 h	OR BX,imm32	EAX OR imm32
90 h	OR AL,rd	AL OR rd
91 h	OR AL,rd16	rm16 OR rd16
93 h	OR AL,rd32	rd32 OR rd32
91 h	OR mm,rd	(rm16 OR rd) sign-extended
93 h	OR mm,rd32	(rd32 OR rd) sign-extended
03 h	OR mm16	rm16 OR rm16
09 h	OR mm32	rm16 OR rm32
0B h	OR rd32	rd OR rm32
0A h	OR rd	rd OR rm32
0B h	OR mm32	rm32 OR rm32

Description
Performs a bitwise inclusive OR operation between the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location. The destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result is set to 1 if either corresponding bit of the first and second operands are 1; otherwise, each bit is set to 0.
This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation
DEST ← DEST OR SRC;

Flags Affected
The OF, SF, ZF, and PF flags are cleared. The SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.

Protected Mode Exceptions
#GP(0)
If the destination operand points to a nonwritable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a null segment selector.

11

3-311

INSTRUCTION SET REFERENCE

NOT—One's Complement Negation

Opcode	Instruction	Description
F2 h	NOT AL	Reverse each bit of rm8
F7 h	NOT imm8	Reverse each bit of rm8
F7 h	NOT imm32	Reverse each bit of rm32

Description
Performs a bitwise NOT operation (each 1 is changed to 0, and each 0 is set to 1) on the destination operand and stores the result in the destination operand location. The destination operand can be a register or a memory location.
This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation
DEST ← NOT DEST;

Flags Affected
None.

Protected Mode Exceptions
#GP(0)
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a null segment selector.
#SS(0)
If a page table entry is invalid.
#PF(fault-code)
If a page fault occurs.
#AC(0)
If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

12

3-308

INSTRUCTION SET REFERENCE		
SAL/SAR/SHL/SHR—Shift		
Opcode	Instruction	Description
00 11	SAL mm16 CL	Multiply mm16 by 2, once
00 10	SAL mm16 rCL	Multiply mm16 by 2, CL times
00 01	SAL mm16 rword	Multiply mm16 by 2, word times
00 00	SAL mm16 r1	Multiply mm16 by 2, once
00 0F	SAL mm16 rCL	Multiply mm16 by 2, CL times
00 0E	SAL mm16 rword	Multiply mm16 by 2, word times
00 0D	SAL mm16 r1	Multiply mm16 by 2, once
00 14	SAL mm32 CL	Multiply mm32 by 2, CL times
00 13	SAL mm32 rCL	Multiply mm32 by 2, CL times
00 12	SAL mm32 rword	Multiply mm32 by 2, word times
00 11	SAL mm32 r1	Multiply mm32 by 2, once
00 1F	SAL mm32 CL	Signed divisor, round to 2, once
00 1E	SAL mm32 rCL	Signed divisor, round to 2, CL times
00 1D	SAL mm32 rword	Signed divisor, round to 2, word times
00 1C	SAL mm32 r1	Signed divisor, round to 2, once
00 20	SAR mm16 CL	Signed divisor, round to 2, CL times
00 1F	SAR mm16 rCL	Signed divisor, round to 2, CL times
00 1E	SAR mm16 rword	Signed divisor, round to 2, word times
00 1D	SAR mm16 r1	Signed divisor, round to 2, once
00 24	SAR mm32 CL	Signed divisor, round to 2, CL times
00 23	SAR mm32 rCL	Signed divisor, round to 2, CL times
00 22	SAR mm32 rword	Signed divisor, round to 2, word times
00 21	SAR mm32 r1	Signed divisor, round to 2, once
00 2F	SAR mm32 CL	Multiply mm32 by 2, once
00 2E	SAR mm32 rCL	Multiply mm32 by 2, CL times
00 2D	SAR mm32 rword	Multiply mm32 by 2, word times
00 2C	SAR mm32 r1	Multiply mm32 by 2, once
00 30	SHL mm16 CL	Multiply mm16 by 2, CL times
00 2F	SHL mm16 rCL	Multiply mm16 by 2, CL times
00 2E	SHL mm16 rword	Multiply mm16 by 2, word times
00 2D	SHL mm16 r1	Multiply mm16 by 2, once
00 34	SHL mm32 CL	Multiply mm32 by 2, CL times
00 33	SHL mm32 rCL	Multiply mm32 by 2, CL times
00 32	SHL mm32 rword	Multiply mm32 by 2, word times
00 31	SHL mm32 r1	Multiply mm32 by 2, once
00 3F	SHR mm16 CL	Unsigned divisor, round to 2, CL times
00 3E	SHR mm16 rCL	Unsigned divisor, round to 2, CL times
00 3D	SHR mm16 rword	Unsigned divisor, round to 2, word times
00 3C	SHR mm16 r1	Unsigned divisor, round to 2, once
00 44	SHR mm32 CL	Unsigned divisor, round to 2, CL times
00 43	SHR mm32 rCL	Unsigned divisor, round to 2, CL times
00 42	SHR mm32 rword	Unsigned divisor, round to 2, word times
00 41	SHR mm32 r1	Unsigned divisor, round to 2, once
00 4F	SHR mm32 CL	Unsigned divisor, round to 2, CL times
00 4E	SHR mm32 rCL	Unsigned divisor, round to 2, CL times
00 4D	SHR mm32 rword	Unsigned divisor, round to 2, word times
00 4C	SHR mm32 r1	Unsigned divisor, round to 2, once
NOTE:	• See the same form of division as IDIV, rounding toward negative infinity.	

13

3-650

INSTRUCTION SET REFERENCE		
SAL/SAR/SHL/SHR—Shift (Continued)		
Description	Shifts the bits in the first operand (destination operand) to the left or right by the number of bits specified in the second operand (count operand). Bits shifted beyond the destination operand boundary are first shifted into the CF flag, then discarded. At the end of the shift operation, the CF flag indicates the sign of the result.	
The destination operand can be a register or a memory location. The count operand can be an immediate value or register CL. The count is masked to 7 bits, which limits the count range to 0 to 127. The CL register contains the count for SAR, SHL, and SHR.	The shift arithmetic left (SAL) and shift logical left (SHL) instructions perform the same operation: they shift the bits in the destination operand to the left toward more significant locations. In addition, they set the OF flag to indicate if there was an overflow or underflow during the shift operation. The CF flag, and the least significant bit is cleared (see Figure 7-7 in the IA-32 Intel® Architecture Software Developer’s Manual).	
The shift arithmetic right (SAR) and shift logical right (SHR) instructions shift the bits of the destination operand to the right toward less significant locations. For each shift count, the most significant bit of the destination operand is shifted into the CF flag. The result of the shift operation is either set or cleared depending on the instruction type. The SHR instruction clears the most significant bit of the result. The SAL, SAR, SHL, and SHR instructions are not available in protected mode. The SAR instruction sets or clears the most significant bit to correspond to the sign function of the dividend. The SAR instruction is useful for shifting signed values. The SAR instruction fills the empty bit positions of shifted value with the sign of the dividend value (see Figure 7-8 in the IA-32 Intel® Architecture Software Developer’s Manual).	The SAL and SHR instructions can be used to perform signed or unsigned division, respectively, of the destination operand by powers of 2. For example, using the SAR instruction to shift a signed integer by 12 bits to the right produces the same result as using IDIV by 4096.	
Using the SAR instruction to perform a division operation does not produce the same result as the DIV instruction. For example, consider the division of 100000000000000000000000000000000H by 2. The SAR instruction rounds toward positive infinity, while the DIV instruction rounds toward negative infinity. This difference is apparent only for negative numbers. For example, the SAR instruction is used to divide -100000000000000000000000000000000H by 2. The result of the SAR instruction is -50000000000000000000000000000000H. The result of the DIV instruction is -50000000000000000000000000000001H. The two bits, the result is -5 and the “remainder” is 1. However, the SAR instruction stores only the most significant bit of the remainder in the CF flag.	The OF flag is affected only on 1-bit shifts. For left shifts, the OF flag is cleared to 0 if the most significant bit of the dividend is 0, and is set to 1 if it is 1. For right shifts, the OF flag is cleared if the dividend operand were the same; otherwise, it is set to 1. For the SAR instruction, the OF flag is cleared for all 32-bit shifts. For the SHR instruction, the OF flag is set to the most significant bit of the dividend operand.	
14	3-651	

3-651

INSTRUCTION SET REFERENCE		
SAL/SAR/SHL/SHR—Shift (Continued)		
IA-32 Architecture Compatibility	The 8086 does not mask the shift count. However, all other IA-32 processors (starting with the Intel® 286 processor) do mask the shift count to 5 bits, resulting in a maximum count of 31. This masking of the shift count can affect the execution time of the instruction, including the total-BBL time to reduce the maximum execution time of the instruction.	
Operations	tempCOUNT = (COUNT AND 1FH); tempDEST = DEST; WHILE (tempCOUNT > 0) DO IF instruction is SAL or SHL THEN CF = MSB(tempDEST); ELSE IF instruction is SAR or SHR CF = LSB(tempDEST); END; IF instruction is SAL or SHL THEN DEST = DEST + 2;(*Signed divide, rounding toward negative infinity*); ELSE IF instruction is SHR DEST = DEST - 2; (*UnSigned divide*); END; F1: tempCOUNT = tempCOUNT - 1; OD; IF COUNT < 1 THEN IF instruction is SAL or SHL THEN OF = MSB(DEST) XOR CF; ELSE IF instruction is SAR THEN OF = 0; ELSE IF instruction is SHR THEN OF = MSB(tempDEST); END; END; FI; FI;	
15	3-652	

INSTRUCTION SET REFERENCE

SAL/SAR/SHL/SHR—Shift (Continued)

ELSE IF COUNT = 0
THEN
 All flags remain unchanged.
ELSE IF COUNT neither 1 or 0
 CF ← 0
 Z ← 1
Flags Affected
The CF flag contains the value of the last bit shifted out of the destination operand; it is cleared for SHL and SHR instructions where the count is greater than or equal to the size (in bits) of the operand. If the count is less than the size of the operand, the CF flag contains the value of the most significant bit of the operand. The SF, ZF, and PF flags are set according to the result. If the count is 0, the flags are not affected. For a two-zero count, the AF flag is undefined.

Protected Mode Exceptions

#GP(0)
 If the operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS
 If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions

#GP(0)
 If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS
 If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)
 If a page fault occurs.
#AC(0)
 If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions


#GP
 If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS
 If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions


#GP(0)
 If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS
 If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)
 If a page fault occurs.
#AC(0)
 If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

16


3-495



17



18



19

INSTRUCTION SET REFERENCE		intel.	
RCL/RCR/ROL/ROR—Rotate			
Source	Instruction	Description	Description
D1 0	RCL word, 1	Rotate 1 bit (CF) left one	Rotate 8 bits (CF) left one
D2 0	RCL word, CL	Rotate 16 bits (CF) left one	Rotate 16 bits (CF) left one
D3 0	RCL word, 1 word	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
D1 0	RCL word, 1	Rotate 1 bit (CF) right one	Rotate 17 bits (CF) right one
D2 0	RCL word, CL	Rotate 16 bits (CF) right one	Rotate 16 bits (CF) right one
C1 0	RCL word, word	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 2	Rotate 2 bits (CF) left one	Rotate 30 bits (CF) left one
D2 0	RCL word, CL, 2	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 2	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 3	Rotate 3 bits (CF) left one	Rotate 29 bits (CF) left one
D2 0	RCL word, CL, 3	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 3	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 4	Rotate 4 bits (CF) left one	Rotate 28 bits (CF) left one
D2 0	RCL word, CL, 4	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 4	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 5	Rotate 5 bits (CF) left one	Rotate 27 bits (CF) left one
D2 0	RCL word, CL, 5	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 5	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 6	Rotate 6 bits (CF) left one	Rotate 26 bits (CF) left one
D2 0	RCL word, CL, 6	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 6	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 7	Rotate 7 bits (CF) left one	Rotate 25 bits (CF) left one
D2 0	RCL word, CL, 7	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 7	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 8	Rotate 8 bits (CF) left one	Rotate 24 bits (CF) left one
D2 0	RCL word, CL, 8	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 8	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 9	Rotate 9 bits (CF) left one	Rotate 23 bits (CF) left one
D2 0	RCL word, CL, 9	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 9	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 10	Rotate 10 bits (CF) left one	Rotate 22 bits (CF) left one
D2 0	RCL word, CL, 10	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 10	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 11	Rotate 11 bits (CF) left one	Rotate 21 bits (CF) left one
D2 0	RCL word, CL, 11	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 11	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 12	Rotate 12 bits (CF) left one	Rotate 20 bits (CF) left one
D2 0	RCL word, CL, 12	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 12	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 13	Rotate 13 bits (CF) left one	Rotate 19 bits (CF) left one
D2 0	RCL word, CL, 13	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 13	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 14	Rotate 14 bits (CF) left one	Rotate 18 bits (CF) left one
D2 0	RCL word, CL, 14	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 14	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 15	Rotate 15 bits (CF) left one	Rotate 17 bits (CF) left one
D2 0	RCL word, CL, 15	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 15	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 16	Rotate 16 bits (CF) left one	Rotate 16 bits (CF) left one
D2 0	RCL word, CL, 16	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 16	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 17	Rotate 17 bits (CF) left one	Rotate 15 bits (CF) left one
D2 0	RCL word, CL, 17	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 17	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 18	Rotate 18 bits (CF) left one	Rotate 14 bits (CF) left one
D2 0	RCL word, CL, 18	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 18	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 19	Rotate 19 bits (CF) left one	Rotate 13 bits (CF) left one
D2 0	RCL word, CL, 19	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 19	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 20	Rotate 20 bits (CF) left one	Rotate 12 bits (CF) left one
D2 0	RCL word, CL, 20	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 20	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 21	Rotate 21 bits (CF) left one	Rotate 11 bits (CF) left one
D2 0	RCL word, CL, 21	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 21	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 22	Rotate 22 bits (CF) left one	Rotate 10 bits (CF) left one
D2 0	RCL word, CL, 22	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 22	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 23	Rotate 23 bits (CF) left one	Rotate 9 bits (CF) left one
D2 0	RCL word, CL, 23	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 23	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 24	Rotate 24 bits (CF) left one	Rotate 8 bits (CF) left one
D2 0	RCL word, CL, 24	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 24	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 25	Rotate 25 bits (CF) left one	Rotate 7 bits (CF) left one
D2 0	RCL word, CL, 25	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 25	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 26	Rotate 26 bits (CF) left one	Rotate 6 bits (CF) left one
D2 0	RCL word, CL, 26	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 26	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 27	Rotate 27 bits (CF) left one	Rotate 5 bits (CF) left one
D2 0	RCL word, CL, 27	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 27	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 28	Rotate 28 bits (CF) left one	Rotate 4 bits (CF) left one
D2 0	RCL word, CL, 28	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 28	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 29	Rotate 29 bits (CF) left one	Rotate 3 bits (CF) left one
D2 0	RCL word, CL, 29	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 29	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 30	Rotate 30 bits (CF) left one	Rotate 2 bits (CF) left one
D2 0	RCL word, CL, 30	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 30	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one
D1 0	RCL word, 31	Rotate 31 bits (CF) left one	Rotate 1 bit (CF) left one
D2 0	RCL word, CL, 31	Rotate 32 bits (CF) left one	Rotate 32 bits (CF) left one
C1 0	RCL word, word, 31	Rotate 32 bits (CF) right one	Rotate 32 bits (CF) right one

20

3-880

INSTRUCTION SET REFERENCE		intel.			
RCL/RCR/ROL/ROR—Rotate (Continued)					
Description					
These rotates the bits of the first operand指定的位数, or the number of positions specified in the second operand指定的位数, and stores the result in the destination operand指定的目的地。The destination operand can be a register or a memory location; the count operand is an unsigned integer from 0 to 31. The RCL and RCR instructions rotate all the bits in the destination operand except the 5 least-significant bits. The ROL and ROR instructions include the CF flag in the rotation. The RCL instruction shifts the CF flag into the most-significant bit and shifts the most-significant bit into the CF flag. The RCR instruction shifts the CF flag into the most-significant bit and shifts the least-significant bit into the CF flag. The ROL and ROR instructions rotate the original value of the CF flag is not a part of the result. The OF flag is undefined for the 1-bit rotates; it is undefined in all other cases (except that a zero-bit rotate does nothing; that is, it affects no flags). For left rotates, the OF flag is set to the exclusive OR of the two most-significant bits of the result. For right rotates, the OF flag is set to the exclusive OR of the three most-significant bits of the result.					
IA-32 Architecture Compatibility					
The ROR does not mask the register bit fields. However, all other IA-32 processors (starting with the Pentium® processor) mask the relative count by 5, resulting in a maximum count of 31. This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instruction.					
Operation					
"RCL and RCR instructions?"					
S2/S3: OperandSize = 8, 16, 32 E2/E3: TempCount = COUNT AND IFH(MOD 8, 8, 16, 32) S8/S9: TempCount = COUNT AND IFH(MOD 16, 16, 32, 32) S10/S11: TempCount = COUNT AND IFH(MOD 32, 32, 32, 32) E8/E9: COUNT = COUNT AND IFH(MOD 8, 8, 16, 32) E10/E11: COUNT = COUNT AND IFH(MOD 16, 16, 32, 32) E12/E13: COUNT = COUNT AND IFH(MOD 32, 32, 32, 32)					
ISAC:					
3-881					

21

INSTRUCTION SET REFERENCE

RCR/RCR/ROR/ROR—Rotate (Continued)

```

    /* RCR instruction operation */
    WHILE (tempCOUNT > 0)
    DO
        tempCF = MSB(DEST);
        DEST = DEST / 2 + CF;
        CF = tempCF;
        tempCOUNT = tempCOUNT - 1;
    OD;
    IF COUNT = 0 THEN DEST = MSB(DEST) XOR CF;
    ELSE OF = undefined;
    FI;
    /* ROR instruction operation */
    IF COUNT > 0 THEN DEST = MSB(DEST) XOR CF;
    ELSE OF = undefined;
    FI;
    WHILE (tempCOUNT > 0)
    DO
        tempCF = LS8(DEST);
        DEST = DEST / 2 + (OF * 231);
        OF = tempCF;
        tempCOUNT = tempCOUNT - 1;
    OD;
    IF COUNT = 0 THEN DEST = MSB(DEST) XOR OF;
    ELSE OF = undefined;
    FI;
    /* ROL/ROR instruction operation */
    SIZE: Operands;
    CASE WORD/DOUBLEWORD/QUADWORD:
        SIZE = 8; tempCOUNT = COUNT MOD 8;
        SIZE = 16; tempCOUNT = COUNT MOD 16;
        SIZE = 32; tempCOUNT = COUNT MOD 32;
    ESAC;
    /* ROL/ROR instruction operation */
    WHILE (tempCOUNT > 0)
    DO
        tempCF = MSB(DEST);
        DEST = DEST / 2 + (tempCF * 2SIZE);
        tempCOUNT = tempCOUNT - 1;
    OD;
    ELSEWHEN OF = undefined;
    IF COUNT = 1 THEN DEST = MSB(DEST) XOR OF;
    ELSE OF = undefined;
    FI;

```

22 3482

INSTRUCTION SET REFERENCE

RCL/RROL/ROR—Rotate (Continued)

```

    /* RCL/RROL instruction operation */
    WHILE (tempCOUNT > 0)
    DO
        tempCF = LS8(DEST);
        DEST = (DEST / 2 + tempCF * 231) MOD COUNT;
        tempCOUNT = tempCOUNT - 1;
    OD;
    ELSEWHEN OF = undefined;
    IF COUNT = 1 THEN DEST = MSB(DEST) XOR MBB - 1(DEST);
    ELSE OF = undefined;
    FI;

```

Flags Affected

The CF flag reflects the value of the bit shifted into it. The OF flag is affected only for single-bit moves. (Described above.) It is undefined for multi-bit moves. The SF, ZF, AF, and PF flags are not affected.

Protected Mode Exceptions

- #GP(0) If the source operand is located in a nonwritable segment.
- If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- If the DS, US, FS, or GS register contains a null segment selector.
- #SS(0) If a memory operand effective address is outside the SS segment limit.
- PF(fault code) If a page fault occurs.
- FA(0) If a floating-point exception is generated and an aligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

- #GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- #SS If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions

- #P(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- #SS(0) If a memory operand effective address is outside the SS segment limit.

23 3483




Figure 7-11. ROL, ROR, RCL, and RCR Instruction Operations

Example Using AND, OR, & SHL

- Copy bits 4-7 of BX to bits 8-11 of AX
 - AX = 0110 1011 1001 0110
 - BX = 1101 0011 1100 0001

1. Clear bits 8-11 of AX & all but bits 4-7 of BX using AND instructions

```
AX = 0110 0000 1001 0110      AND AX, F0FFh
BX = 0000 0000 1100 0000      AND BX, 00F0h
```

2. Shift bits 4-7 of BX to the desired position using a SHL instruction

```
AX = 0110 0000 1001 0110
BX = 0000 1100 0000 0000      SHL BX, 4
```

3. "Copy" bits of 4-7 of BX to AX using an OR instruction

```
AX = 0110 1100 1001 0110      OR AX, BX
BX = 0000 1100 0000 0000
```

25

More Arithmetic Instructions

26

More Arithmetic Instructions

- NEG: two's complement negation of operand
- MUL: unsigned multiplication
 - Multiply AL with r/m8 and store product in AX
 - Multiply AX with r/m16 and store product in DX:AX
 - Multiply EAX with r/m32 and store product in EDX:EAX
 - Immediate operands are not supported.
 - CF and OF cleared if upper half of product is zero.
- IMUL: signed multiplication
 - Use with signed operands
 - More addressing modes supported
- DIV: unsigned division

27

INSTRUCTION SET REFERENCE

intel.

NEG—Two's Complement Negation

Opcode	Instruction	Description
F7-E	NEG r/m8	Two's complement register r/m8
F7-0	NEG r/m32	Two's complement register r/m32

Description

Replaces the value of operand (the destination operand) with its two's complement. This operation is performed only if the sign bit (bit 0) of the destination operand is located in a general-purpose register or a memory location.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation

```

IF DEST = 0
THEN CF = 0
ELSE CF = 1;
DEST ← -DEST

```

Flags Affected

The **CF** flag is set if the source operand is 0; otherwise it is set to 0. The OF, SF, ZF, AF, and PF flags are set according to the result.

Protected Mode Exceptions

- #GP(0) If the destination is located in a nonwritable segment.
- If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- If the DS, ES, FS, or GS register contains a null segment selector.
- #SS(0) If a memory operand effective address is outside the SS segment limit.
- #PF(fault-code) If a page fault occurs.
- #AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

28

3-308

INSTRUCTION SET REFERENCE

intel.

MUL—Unsigned Multiply

Opcode	Instruction	Description
F7-4	MUL AL	Unsigned multiply AX, AL → OF
F7-5	MUL r/m32	Unsigned multiply (DX:AX), AX → OF
F7-6	MUL r/m32	Unsigned multiply (DX:AX), AX → OF

Description

Performs an unsigned multiplication of the first operand (destination operand) and the second operand (source operand). The first operand is located in register AX, DX or EAX depending on the operand size. The second operand is located in register AL, AX or EAX depending on the size of the operand. The source operand is located in a general-purpose register or a memory location. The size of the product is determined by the size of the result operand and the operand size as shown in the following table:

Operand Size	Source 1	Source 2	Destination
Byte	AL	r/m8	AX
Word	AX	r/m16	DX:AX
Dword	EAX	r/m32	DX:EAX

This result is stored in register AX, register pair DX:AX, or register pair DX:EAX (depending on the operand size), with the high-order bits of the product contained in register AX, DX, or EAX, respectively. If the high-order bits of the product are 0, the CF and OF flags are cleared; otherwise, the flags are set.

Operation

```

IF Byte operation
    AX ← AL × SRC
    ELSE (" word or doubleword operation ")
        IF OperandSize = 16
            DX ← AX × SRC
        ELSE (" OperandSize = 32 ")
            EDX:EAX ← EAX × SRC
    FI;

```

Flags Affected

The OF and CF flags are cleared to 0 if the upper half of the result is 0; otherwise, they are set to 1. The SF, ZF, AF, and PF flags are unchanged.

29

3-408

INSTRUCTION SET REFERENCE

intel.

IMUL—Signed Multiply

Opcode	Instruction	Description
F7-4	IMUL AX, r/m8	AX ← r/m8
F7-5	IMUL AX, r/m16	DX:AX ← AX × r/m16
F7-6	IMUL AX, r/m32	EDX:DX:AX ← AX × r/m32
F7-7	IMUL r/m32, r/m32	word register → word register × r/m32
OF AF ←	IMUL r/m32, r/m32	doubleword register → doubleword register × r/m32
OF AF ←	IMUL r/m32, imm32	word register → imm32 × r/m32
OF AF ←	IMUL r/m32, imm32	word register → imm32 × extended immediate type
OF AF ←	IMUL r/m32, imm32	word register → imm32 × immediate immediate type
OF AF ←	IMUL r/m32, imm32	doubleword register → doubleword register × r/m32
OF AF ←	IMUL r/m32, imm32	doubleword register → imm32 × r/m32
OF AF ←	IMUL r/m32, imm32	doubleword register → imm32 × extended immediate type
OF AF ←	IMUL r/m32, imm32	doubleword register → imm32 × immediate immediate type
OF AF ←	IMUL r/m32, imm32	doubleword register → imm32 × immediate doubleword
OF AF ←	IMUL r/m32, imm32	word register → imm32 × immediate word
OF AF ←	IMUL r/m32, imm32	word register → imm32 × immediate word
OF AF ←	IMUL r/m32, imm32	doubleword register → imm32 × immediate word
OF AF ←	IMUL r/m32, imm32	doubleword register → imm32 × immediate word
OF AF ←	IMUL r/m32, imm32	word register → imm32 × immediate word
OF AF ←	IMUL r/m32, imm32	word register → imm32 × immediate word
OF AF ←	IMUL r/m32, imm32	doubleword register → imm32 × immediate word
OF AF ←	IMUL r/m32, imm32	doubleword register → imm32 × immediate word

Description

Performs a signed multiplication of two operands. This instruction has three forms, depending on the number of operands.

- One-operand form.** This form is identical to that used by the MUL instruction. Here, the source operand is implied to be the value of the destination operand. The result of the multiplication is stored in the destination operand.
- Two-operand form.** With this form the destination operand (the first operand) is multiplied against the source operand (second operand). The destination operand is a general-purpose register or a memory location. The result of the multiplication is stored in the destination operand location.
- Three-operand form.** With this form the destination operand (the first operand) is multiplied against the source operand (second operand). The destination operand is a general-purpose register or a memory location. The third operand is the third operand (which can be a general-purpose register or a memory location specified by the second source operand). The result of the multiplication is stored in the destination operand (the first general-purpose register).

When an immediate value is used as an operand, it is sign-extended to the length of the destination operand form.

30

3-321

INSTRUCTION SET REFERENCE **intel®**

IMUL—Signed Multiply (Continued)

The CF and OF flags are set when significant bits are carried into the upper half of the result. The CF and OF flags are cleared when the result fits exactly in the lower half of the result.

The three forms of the IMUL instruction are similar in the length of the product calculated. In each form, the result is truncated to the destination operand size before being stored in the destination. With the two- and three-operand forms, however, result is truncated to the length of the destination operand. The OF flag is set if there is a sign change in this truncation; the CF or OF flag should be tested to ensure that no significant bits are lost.

The two- and three-operand forms may also be used with unsigned operands. In this case, the lower half of the result is truncated to the destination operand size. The CF and OF flags, however, cannot be used to determine if the upper half of the result is non-zero.

Operation

```

IF NumberOperands = 2
THEN
    IF OperandSize = 8
    THEN
        AX = AL * SRC ("signed multiplication")
        IF (AH < 0) OR (DH < 0)
        THEN CF = 1, OF = 0
        ELSE CF = 0, OF = 1
        FL
    ELSE IF OperandSize = 16
    THEN
        DX:AX = AX + SRC ("signed multiplication")
        IF (DX < 0000H) OR (DX > FFFFH)
        THEN CF = 0, OF = 0
        ELSE CF = 1, OF = 0
        FL
    ELSE IF OperandSize = 32
    THEN
        EDX:EAX = EAX + SRC ("signed multiplication")
        IF (EDX < 00000000H) OR (EDX > FFFFFFFFH)
        THEN CF = 0, OF = 0
        ELSE CF = 1, OF = 0
        FL
    ELSE
        IF NumberOperands = 2
        THEN
            DEST = DEST + SRC ("signed multiplication: temp is double SRC size")
            DEST = DEST + SRC ("signed multiplication")
            If temp < 0
            THEN CF = 1, OF = 1
            ELSE CF = 0, OF = 0
            FL
        ELSE ("NumberOperands = 3")
    END IF
END IF

```

31

3-322

INSTRUCTION SET REFERENCE **intel®**

IMUL—Signed Multiply (Continued)

DEST = SRC1 + SRC2 ("signed multiplication")
temp = DEST + SRC2 ("signed multiplication: temp is double SRC1 size")
If temp < 0
THEN CF = 1, OF = 1
ELSE CF = 0, OF = 0
FL

Flags Affected

For the one-operand form of the instruction, the CF and OF flags are set when significant bits are carried into the upper half of the result and cleared when the result fits exactly in the lower half of the result. For the two- and three-operand forms of the instruction, the CF and OF flags are set when there is a sign change in the truncation of the result to the destination size. The SF, ZF, AF, and PF flags are undefined.

Protected Mode Exceptions

- #GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- If the DS, ES, FS, or GS register is used to access memory and it contains a null segment selector.
- If a memory operand effective address is outside the SS segment limit.
- #SS(0) If a stack fault occurs.
- #PF(sub-code) If alignment checking is enabled and an unaligned memory reference is made with the current privilege level is 3.

Real-Address Mode Exceptions

- #GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- #SS If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions

- #GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- #SS(0) If a memory operand effective address is outside the SS segment limit.
- #PF(sub-code) If a stack fault occurs.
- #AC(0) If alignment checking is enabled and an unaligned memory reference is made.

32

3-323

INSTRUCTION SET REFERENCE A-M **intel®**

DIV—Unsigned Divide

Opcode	Instruction	Description
4C 0F 8D	UDIV	Unsigned divide AX by ECX with result stored in AL <- Quotient, AH <- Remainder
F7 0B	DIV word	Unsigned divide AX by ECX with result stored in AX <- Quotient, DX <- Remainder
F7 0B	DIV word32	Unsigned divide EAX by ECX with result stored in EAX <- Quotient, EDX <- Remainder

Description

Divides (unsigned) the value in the AX/DX/AX/DX:AX registers (dividend) by the source operand (divisor) and stores the result in the AX (if AH/A1, DX:AX), or EDX/EAX register. The dividend must be greater than zero. The divisor must be non-zero. The action of this instruction depends on the operand size (doubleword/word). See Table 3-19.

Table 3-19. DIV Action

Operand Size	Dividend	Divisor	Quotient	Remainder	Maximum Quotient
Word	AX	EDX	AL	AX	255
Doubleword	DX:AX	EDX:DX	DX	DX	65,535
Doubleword/word	EDX:DX	EDX:DX	EDX	DX	2 ³² - 1

Non-inegral results are truncated (chopped) toward 0. The remainder is always less than the divisor as magnitude. Overflow is indicated with the IEEE (divide error) exception rather than with a flag setting.

Operation

```

IF SRC = 0
THEN #DE; ("divide error")
FL
IF OperandSize = 32 ("divide word operation")
THEN
    temp = AX / SRC;
    If temp < 0
    Then #DE; ("divide error");
    Else
        AL = temp;
        AH = temp;
        AH += EDX MOD SRC;
    FL
ELSE
    IF OperandSize = 16 ("doubleword/word operation")
    THEN

```

33

3-194 Vol. 2A

INSTRUCTION SET REFERENCE, A-M

intel®

```

temp = DX:AX / SRC;
if temp < FFFFH
    THEN ICE ("divide error");
    ELSE
        AX = temp;
        FL;
else
    EAX = quotient;
    if temp > FFFFH
        THEN ICE ("divide error");
        ELSE
            EAX = temp;
            EDX = EDX MOD SRC;
    FL;

```

Flags Affected
The CF, OF, SF, ZF, AF, and PF flags are undefined.

Protected Mode Exceptions

DXE	If the source operand (divisor) is 0.
GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
SS(0)	If the DS, ES, FS, or GS register contains a null segment selector.
PF(0) (fault code)	If a page fault occurs.
FAC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

DXE	If the source operand (divisor) is 0.
GP(0)	If the quotient is too large for the designated register.
SS(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
PF(0)	If a page fault occurs.
FAC(0)	If alignment checking is enabled and an unaligned memory reference is made.

34

Vol. 2A - 3-79

INSTRUCTION SET REFERENCE, A-M

intel®

Virtual-8086 Mode Exceptions

DXE	If the source operand (divisor) is 0.
GP(0)	If the quotient is too large for the designated register.
SS(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
PF(0)	If a memory operand effective address is outside the SS segment limit.
PF(0) (fault code)	If a page fault occurs.
FAC(0)	If alignment checking is enabled and an unaligned memory reference is made.

35

3-106 Vol. 2A

Indexed Addressing Modes

36

Indexed Addressing Modes

- Operands of the form: $[ESI + ECX*4 + DISP]$
- ESI = Base Register
- ECX = Index Register
- 4 = Scale factor
- $DISP$ = Displacement
- The operand is in memory
- The address of the memory location is $ESI + ECX*4 + DISP$

37

Base	Index	Scale	Displacement
EAX	EAX	1	None
EBX	EBX	1	8-bit
ECX	ECX	2	
EDX	EDX	2	
ESI	EDX *	4	+ 16-bit
EBP	EBP	4	
EBP	EBP	8	32-bit
ESI	EBP	8	
EDI	EDI		

Figure 3-9. Offset (or Effective Address) Computation


The uses of general-purpose registers as base or index components are restricted in the following manner:

- The ESP register cannot be used as an index register.
- When the ESP or EBP register is used as the base, the SS segment is the default segment. In all other cases, the DS segment is the default segment.


The base, index, and displacement components can be used in any combination, and any of these components can be null. A scale factor may be used only when an index also is used. Each possible combination is useful for data structures commonly used by programmers in high-level languages and assembly language. The following addressing modes suggest uses for common combinations of address components.


38


Base + Displacement



39







Typical Uses for Indexed Addressing

- Base + Displacement
 - access character in a string or field of a record
 - access a local variable in function call stack
- Index*Scale + Displacement
 - access items in an array where size of item is 2, 4 or 8 bytes
- Base + Index + Displacement
 - access two dimensional array (displacement has address of array)
 - access an array of records (displacement has offset of field in a record)
- Base + (Index*Scale) + Displacement
 - access two dimensional array where size of item is 2, 4 or 8 bytes

43

```
; File: index1.asm
;
; This program demonstrates the use of an indexed addressing mode
; to access array elements.
;
; This program has no I/O. Use the debugger to examine its effects
;
; SECTION data           ; Data section
;SECTION code           ; Code section
;SELECT rep              ; Entry point.
; Add 3 to each element of the array stored in arr.
; Initialize arr.
; for (i = 0 ; i < 10 ; i++) {
;   arr[i] += 3 ;
;
;init:    mov    ebx, 0          ; ebx simulates i
;        mov    edx, 10         ; i < 10 ?
;        mov    eax,[arr+eax], devsd 5 ; arr[i] == 0
;        inc    eax
;        jng    loop1
;done:   ; more idiomatic for an assembly language program
;init2:   mov    ebx, 0          ; have computed by 10
;        add    edx, [arr+ebx], devsd 5 ; arr[i] == 0
;        jng    loop2
;        ; again if ebx >= 0
;
;another way
;init3:   mov    ebx, base       ; base computed by 10
;        add    edx, [base+ebx], devsd 5 ; arr[i] == 0
;        jng    loop3
;        ; loop = dev ebx, jne
;
;alldone:  mov    ebx, 0          ; exit code, unusual
;        mov    eax, 1
;        int    80H               ; Call kernel.
```

44

```
Script started on Fri Sep 19 13:06:02 2003
Session name: -c /tmp/index1.asm
Linux version 2.6.9-1-686 (root@laptop:~/tmp)
ltrace -a b & ./index1
GNU gdb Red Hat Linux (5.2-2)

(gdb) break init1
Breakpoint 1, 0x00400091 in init1 ()
(gdb) x/10d $arr
$0 = 0x400090: 0 1 2 3
$0x00400090: 4 5 6 7
$0x00400094: 8 9
(gdb) cont
Continuing.

Breakpoint 2, 0x00400099 in init2 ()
(gdb) x/10d $arr
$0 = 0x400090: 3 4 5 6
$0x00400090: 7 8 9 10
$0x00400094: 11 12 13 14
(gdb) cont
Continuing.

Breakpoint 3, 0x0040009e in init3 ()
(gdb) x/10d $arr
$0 = 0x400090: 0 1 2 3
$0x00400090: 4 5 6 7
$0x00400094: 8 9
(gdb) cont
Continuing.

Breakpoint 4, 0x004000bf in alldone ()
(gdb) x/10d $arr
$0 = 0x400090: 15 16 17 18
$0x00400090: 19 20 21 22
$0x00400094: 23 24
(gdb) cont
Continuing.

Program ended normally.
(gdb) quit
Runaway process
(gdb) exit
exit

Script done on Fri Sep 19 13:07:41 2003
```

45

```
; File: index.asm
; This program demonstrates the use of an indexed addressing mode
; to access 2 dimensional array elements.
; This program has no I/O. Use debugger to examine its effects.

SECTION .data
        ; Data section

; initializes a 2-dim array
section: dd 01, 01, 02, 03, 04, 05, 06, 07, 08, 09
        dd 01, 02, 03, 04, 05, 06, 07, 08, 09
        dd 02, 03, 02, 03, 04, 05, 06, 07, 08, 09
        dd 03, 04, 03, 04, 05, 06, 07, 08, 09
        dd 04, 05, 04, 05, 06, 07, 08, 09
        dd 05, 06, 05, 06, 07, 08, 09
        dd 06, 07, 06, 07, 08, 09
        dd 07, 08, 07, 08, 09
        dd 08, 09, 08, 09

; initializes equ const = const
SECTION .text
        ; Code section.
global _start
_start:
        ; Entry point.

        ; Add 5 to each element of arr_2. Simulates:
        ; for (i = 0; i < 10; i++) {
        ;     arr_2[i] += 5;
        ; }

initial: mov    ebx, 0      ; ebx simulates i
        mov    eax, [arr_2+ebx*4] ; offset of arr_2[0]
        mov    ecx, eax           ; eax = ebx * size
        add    eax, 5              ; add 5 to each element
        mov    [arr_2+ebx*4], eax ; write back

loop:   cmp    ebx, 10
        jge    done
        add    ebx, 1
        jmp    loop

done:   ; exit code, General
        mov    ebx, 1
        int    0x80               ; Call kernel.
```

46

```
Script started on Fri Sep 19 23:19:22 2003
Session name: -elf_index.asm
Linux version 2.4.18-1-std (#1 SMP Wed Sep 17 18:23:27 UTC 2003)
CPU: Pentium(R) 4 CPU @ 1.73GHz
Memory info:
  DRAM: 128 MB
  L2 Cache: 256 KB
  L3 Cache: 0 KB
  ROM: 64 KB
  Total RAM: 128 MB
  Total ROM: 64 KB
  Total Cache: 256 KB
CPU: ghb and hat Linux (0 2-2)

(gdb) break init3
Breakpoint 1 at 0x400000: file init3.c, line 3.
(gdb) break _alldone
Breakpoint 2 at 0x400004: file init3.c, line 4.
(gdb) run
Starting program: /~/eloh-edu/users/n/hchang/home/sam/a.out
Readbreak 1, 0x400000 in init3 ():

(gdb) a/biel_ktreadin
$1 = {0, 1, 2, 3}
$2 = {0, 1, 2, 3}
$3 = {0, 1, 2, 3}
$4 = {0, 1, 2, 3}
$5 = {0, 1, 2, 3}
$6 = {0, 1, 2, 3}
$7 = {0, 1, 2, 3}
$8 = {0, 1, 2, 3}
$9 = {0, 1, 2, 3}
$10 = {0, 1, 2, 3}
$11 = {0, 1, 2, 3}
$12 = {0, 1, 2, 3}
$13 = {0, 1, 2, 3}
$14 = {0, 1, 2, 3}
$15 = {0, 1, 2, 3}
$16 = {0, 1, 2, 3}
$17 = {0, 1, 2, 3}
$18 = {0, 1, 2, 3}
$19 = {0, 1, 2, 3}
$20 = {0, 1, 2, 3}
$21 = {0, 1, 2, 3}
$22 = {0, 1, 2, 3}
$23 = {0, 1, 2, 3}
$24 = {0, 1, 2, 3}
$25 = {0, 1, 2, 3}
$26 = {0, 1, 2, 3}
$27 = {0, 1, 2, 3}
$28 = {0, 1, 2, 3}
$29 = {0, 1, 2, 3}
$30 = {0, 1, 2, 3}
$31 = {0, 1, 2, 3}
$32 = {0, 1, 2, 3}
$33 = {0, 1, 2, 3}
$34 = {0, 1, 2, 3}
$35 = {0, 1, 2, 3}
$36 = {0, 1, 2, 3}
$37 = {0, 1, 2, 3}
$38 = {0, 1, 2, 3}
$39 = {0, 1, 2, 3}
$40 = {0, 1, 2, 3}
$41 = {0, 1, 2, 3}
$42 = {0, 1, 2, 3}
$43 = {0, 1, 2, 3}
$44 = {0, 1, 2, 3}
$45 = {0, 1, 2, 3}
$46 = {0, 1, 2, 3}
$47 = {0, 1, 2, 3}
$48 = {0, 1, 2, 3}
$49 = {0, 1, 2, 3}
$50 = {0, 1, 2, 3}
$51 = {0, 1, 2, 3}
$52 = {0, 1, 2, 3}
$53 = {0, 1, 2, 3}
$54 = {0, 1, 2, 3}
$55 = {0, 1, 2, 3}
$56 = {0, 1, 2, 3}
$57 = {0, 1, 2, 3}
$58 = {0, 1, 2, 3}
$59 = {0, 1, 2, 3}
$60 = {0, 1, 2, 3}
$61 = {0, 1, 2, 3}
$62 = {0, 1, 2, 3}
$63 = {0, 1, 2, 3}
$64 = {0, 1, 2, 3}
$65 = {0, 1, 2, 3}
$66 = {0, 1, 2, 3}
$67 = {0, 1, 2, 3}
$68 = {0, 1, 2, 3}
$69 = {0, 1, 2, 3}
$70 = {0, 1, 2, 3}
$71 = {0, 1, 2, 3}
$72 = {0, 1, 2, 3}
$73 = {0, 1, 2, 3}
$74 = {0, 1, 2, 3}
$75 = {0, 1, 2, 3}
$76 = {0, 1, 2, 3}
$77 = {0, 1, 2, 3}
$78 = {0, 1, 2, 3}
$79 = {0, 1, 2, 3}
$80 = {0, 1, 2, 3}
$81 = {0, 1, 2, 3}
$82 = {0, 1, 2, 3}
$83 = {0, 1, 2, 3}
$84 = {0, 1, 2, 3}
$85 = {0, 1, 2, 3}
$86 = {0, 1, 2, 3}
$87 = {0, 1, 2, 3}
$88 = {0, 1, 2, 3}
$89 = {0, 1, 2, 3}
$90 = {0, 1, 2, 3}
$91 = {0, 1, 2, 3}
$92 = {0, 1, 2, 3}
$93 = {0, 1, 2, 3}
$94 = {0, 1, 2, 3}
$95 = {0, 1, 2, 3}
$96 = {0, 1, 2, 3}
$97 = {0, 1, 2, 3}
$98 = {0, 1, 2, 3}
$99 = {0, 1, 2, 3}
$100 = {0, 1, 2, 3}

Readbreak 2, 0x400004 in _alldone ():

(gdb) a/biel_ktreadin
$1 = {0, 1, 2, 3}
$2 = {0, 1, 2, 3}
$3 = {0, 1, 2, 3}
$4 = {0, 1, 2, 3}
$5 = {0, 1, 2, 3}
$6 = {0, 1, 2, 3}
$7 = {0, 1, 2, 3}
$8 = {0, 1, 2, 3}
$9 = {0, 1, 2, 3}
$10 = {0, 1, 2, 3}
$11 = {0, 1, 2, 3}
$12 = {0, 1, 2, 3}
$13 = {0, 1, 2, 3}
$14 = {0, 1, 2, 3}
$15 = {0, 1, 2, 3}
$16 = {0, 1, 2, 3}
$17 = {0, 1, 2, 3}
$18 = {0, 1, 2, 3}
$19 = {0, 1, 2, 3}
$20 = {0, 1, 2, 3}
$21 = {0, 1, 2, 3}
$22 = {0, 1, 2, 3}
$23 = {0, 1, 2, 3}
$24 = {0, 1, 2, 3}
$25 = {0, 1, 2, 3}
$26 = {0, 1, 2, 3}
$27 = {0, 1, 2, 3}
$28 = {0, 1, 2, 3}
$29 = {0, 1, 2, 3}
$30 = {0, 1, 2, 3}
$31 = {0, 1, 2, 3}
$32 = {0, 1, 2, 3}
$33 = {0, 1, 2, 3}
$34 = {0, 1, 2, 3}
$35 = {0, 1, 2, 3}
$36 = {0, 1, 2, 3}
$37 = {0, 1, 2, 3}
$38 = {0, 1, 2, 3}
$39 = {0, 1, 2, 3}
$40 = {0, 1, 2, 3}
$41 = {0, 1, 2, 3}
$42 = {0, 1, 2, 3}
$43 = {0, 1, 2, 3}
$44 = {0, 1, 2, 3}
$45 = {0, 1, 2, 3}
$46 = {0, 1, 2, 3}
$47 = {0, 1, 2, 3}
$48 = {0, 1, 2, 3}
$49 = {0, 1, 2, 3}
$50 = {0, 1, 2, 3}
$51 = {0, 1, 2, 3}
$52 = {0, 1, 2, 3}
$53 = {0, 1, 2, 3}
$54 = {0, 1, 2, 3}
$55 = {0, 1, 2, 3}
$56 = {0, 1, 2, 3}
$57 = {0, 1, 2, 3}
$58 = {0, 1, 2, 3}
$59 = {0, 1, 2, 3}
$60 = {0, 1, 2, 3}
$61 = {0, 1, 2, 3}
$62 = {0, 1, 2, 3}
$63 = {0, 1, 2, 3}
$64 = {0, 1, 2, 3}
$65 = {0, 1, 2, 3}
$66 = {0, 1, 2, 3}
$67 = {0, 1, 2, 3}
$68 = {0, 1, 2, 3}
$69 = {0, 1, 2, 3}
$70 = {0, 1, 2, 3}
$71 = {0, 1, 2, 3}
$72 = {0, 1, 2, 3}
$73 = {0, 1, 2, 3}
$74 = {0, 1, 2, 3}
$75 = {0, 1, 2, 3}
$76 = {0, 1, 2, 3}
$77 = {0, 1, 2, 3}
$78 = {0, 1, 2, 3}
$79 = {0, 1, 2, 3}
$80 = {0, 1, 2, 3}
$81 = {0, 1, 2, 3}
$82 = {0, 1, 2, 3}
$83 = {0, 1, 2, 3}
$84 = {0, 1, 2, 3}
$85 = {0, 1, 2, 3}
$86 = {0, 1, 2, 3}
$87 = {0, 1, 2, 3}
$88 = {0, 1, 2, 3}
$89 = {0, 1, 2, 3}
$90 = {0, 1, 2, 3}
$91 = {0, 1, 2, 3}
$92 = {0, 1, 2, 3}
$93 = {0, 1, 2, 3}
$94 = {0, 1, 2, 3}
$95 = {0, 1, 2, 3}
$96 = {0, 1, 2, 3}
$97 = {0, 1, 2, 3}
$98 = {0, 1, 2, 3}
$99 = {0, 1, 2, 3}
$100 = {0, 1, 2, 3}

Continuing.

Program ended normally.
(gdb) quit
Linux# exit
exit
```

47

References

- Some figures and diagrams from *IA-32 Intel Architecture Software Developer's Manual, Vols 1-3*
<http://developer.intel.com/design/Pentium4/manuals/>

48