

x86 Assembly Language IV

CMSC 313
Sections 01, 02

Short vs. Near Jumps

2

Short Jumps vs. Near Jumps

- Jumps use relative addressing
 - assembler computes an *offset* from address of current instruction.
 - produces *relocatable* code
- SHORT jumps use 8-bit offsets
 - target label within -128 bytes to +127 bytes
- NEAR jumps use 32-bit offsets
 - target label within -2^{32} bytes to $+2^{32}-1$ bytes

3

SHORT JUMPS VS NEAR JUMPS

- Some assemblers determine SHORT vs NEAR jumps automatically, but *some do not*.
- explicitly specify SHORT jumps
 - `jmp SHORT somewhere`
- explicitly specify NEAR jumps
 - `jge NEAR somewhere`

4

Short Jumps vs. Near Jumps

- Some assemblers determine SHORT vs NEAR jumps automatically, but *some do not*.
- explicitly specify SHORT jumps
 - `jmp SHORT somewhere`
- explicitly specify NEAR jumps
 - `jge NEAR somewhere`

5

```

; File: jmp.asm
;
; Demonstrating near and short jumps
;
        section .text
        global _start

_start: nop

; initialise
start:  mov  eax, 17      ; eax := 17
        cmp  eax, 42     ; 17 - 42 is ...
        jge  exit        ; exit if 17 >= 42
        jge  short exit
        jge  near  exit

        jmp  exit
        jmp  short exit
        jmp  near  exit

exit:   mov  ebx, 0      ; exit code, 0=normal
        mov  eax, 1     ; Exit.
        int  0x80       ; Call kernel.

```

```

1          ; File: jmp.asm
2          ;
3          ; Demonstrating near and short jumps
4          ;
5
6          section .text
7          global _start
8
9 00000000 90          _start: nop
10
11         ; initialize
12
13 00000001 B811000000 start: mov   eax, 17      ; eax := 17
14 00000006 3D2A000000      cmp   eax, 42      ; 17 - 42 is ...
15
16 0000000B 7D14          jge   exit        ; exit if 17 >= 42
17 0000000D 7D12          jge   short exit
18 0000000F CF8D0C000000    jge   near exit
19
20 00000015 E907000000    jmp   exit
21 0000001A EB05          jmp   short exit
22 0000001C E900000000    jmp   near exit
23
24 00000021 EB00000000 exit:  mov   ebx, 0      ; exit code, 0=normal
25 00000026 B801000000    mov   eax, 1      ; Exit.
26 0000002B CD80          int   080H        ; Call kernel.

```

Bit Manipulation

8

Logical (Bit Manipulation) Instructions

- **AND:** used to clear bits (store 0 in the bits):
 - To clear the lower 4 bits of the AL register:

```

AND AL, F0h          1101 0110
                    1111 0000
                    1101 0000

```
- **OR:** used to set bits (store 1 in the bits):
 - To set the lower 4 bits of the AL register:

```

OR AL, 0Fh          1101 0110
                    0000 1111
                    1101 1111

```
- **NOT:** flip all the bits
- **Shift and Rotate instructions** move bits around

9

intel INSTRUCTION SET REFERENCE

AND—Logical AND

| Opcode | Instruction | Description |
|----------|------------------|-----------------|
| 24 0F | AND rA, r/m16 | AL AND r/m16 |
| 25 0F | AND rA, r/m32 | AX AND r/m32 |
| 26 0F | AND rA, r/m32 | EA AND r/m32 |
| 64 0F 44 | AND r/m16, r/m16 | r/m16 AND r/m16 |
| 67 44 0F | AND r/m16, r/m16 | r/m16 AND r/m16 |
| 64 0F 45 | AND r/m16, r/m16 | r/m16 AND r/m16 |
| 67 45 0F | AND r/m16, r/m16 | r/m16 AND r/m16 |
| 64 0F 46 | AND r/m16, r/m16 | r/m16 AND r/m16 |
| 67 46 0F | AND r/m16, r/m16 | r/m16 AND r/m16 |
| 64 0F 47 | AND r/m16, r/m16 | r/m16 AND r/m16 |
| 67 47 0F | AND r/m16, r/m16 | r/m16 AND r/m16 |
| 27 0F | AND r/m32, r/m32 | r/m32 AND r/m32 |
| 28 0F | AND r/m32, r/m32 | r/m32 AND r/m32 |
| 29 0F | AND r/m32, r/m32 | r/m32 AND r/m32 |
| 2A 0F | AND r/m32, r/m32 | r/m32 AND r/m32 |
| 2B 0F | AND r/m32, r/m32 | r/m32 AND r/m32 |
| 2C 0F | AND r/m32, r/m32 | r/m32 AND r/m32 |
| 2D 0F | AND r/m32, r/m32 | r/m32 AND r/m32 |
| 2E 0F | AND r/m32, r/m32 | r/m32 AND r/m32 |
| 2F 0F | AND r/m32, r/m32 | r/m32 AND r/m32 |

Description
Performs a bitwise AND operation between the destination (first and source (second) operands and stores the result in the destination operand location. The source operand can be a register, a memory location, or a memory reference. (However, two memory operands cannot be used in one instruction.) Each bit of the result is set to 1 if both corresponding bits of the first and second operands are 1; otherwise, it is set to 0.


This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation
DEST DEST AND SRC.

Flags Affected
The OF and CF flags are cleared. The SF, ZF, and PF flags are set according to the result. The state of the AF flag is unaffected.

Protected Mode Exceptions
#GP(0) If the destination operand points to a nonwritable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a null segment selector.

10 341



intel INSTRUCTION SET REFERENCE

OR—Logical Inclusive OR

| Opcode | Instruction | Description |
|----------|-----------------|----------------|
| 0C 0F | OR rA, r/m16 | AL OR r/m16 |
| 0D 0F | OR rA, r/m32 | AX OR r/m32 |
| 0E 0F | OR rA, r/m32 | EA OR r/m32 |
| 64 0F 48 | OR r/m16, r/m16 | r/m16 OR r/m16 |
| 67 48 0F | OR r/m16, r/m16 | r/m16 OR r/m16 |
| 64 0F 49 | OR r/m16, r/m16 | r/m16 OR r/m16 |
| 67 49 0F | OR r/m16, r/m16 | r/m16 OR r/m16 |
| 64 0F 4A | OR r/m16, r/m16 | r/m16 OR r/m16 |
| 67 4A 0F | OR r/m16, r/m16 | r/m16 OR r/m16 |
| 64 0F 4B | OR r/m16, r/m16 | r/m16 OR r/m16 |
| 67 4B 0F | OR r/m16, r/m16 | r/m16 OR r/m16 |
| 08 0F | OR r/m16, r/m16 | r/m16 OR r/m16 |
| 09 0F | OR r/m16, r/m16 | r/m16 OR r/m16 |
| 0A 0F | OR r/m16, r/m16 | r/m16 OR r/m16 |
| 0B 0F | OR r/m16, r/m16 | r/m16 OR r/m16 |
| 0C 0F | OR r/m16, r/m16 | r/m16 OR r/m16 |
| 0D 0F | OR r/m16, r/m16 | r/m16 OR r/m16 |
| 0E 0F | OR r/m16, r/m16 | r/m16 OR r/m16 |
| 0F 0F | OR r/m16, r/m16 | r/m16 OR r/m16 |

Description
Performs a bitwise inclusive OR operation between the destination (first and source (second) operands and stores the result in the destination operand location. The source operand can be a register, a memory location, or a memory reference. (However, two memory operands cannot be used in one instruction.) Each bit of the result of the OR instruction is set to 1 if both corresponding bits of the first and second operands are 0; otherwise, each bit is set to 1.


This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation
DEST DEST OR SRC.

Flags Affected
The OF and CF flags are cleared. The SF, ZF, and PF flags are set according to the result. The state of the AF flag is unaffected.

Protected Mode Exceptions
#GP(0) If the destination operand points to a nonwritable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a null segment selector.

11 3411



intel INSTRUCTION SET REFERENCE

NOT—One's Complement Negation

| Opcode | Instruction | Description |
|--------|-------------|--------------------------|
| F8 0F | NOT r/m16 | Invert each bit of r/m16 |
| F9 0F | NOT r/m32 | Invert each bit of r/m32 |
| F7 0F | NOT r/m32 | Invert each bit of r/m32 |

Description
Performs a bitwise NOT operation (each 1 is changed to 0, and each 0 is set to 1) on the destination operand and stores the result in the destination operand location. The destination operand can be a register or a memory location.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation
DEST NOT DEST.

Flags Affected
None.

Protected Mode Exceptions
#GP(0) If the destination operand points to a nonwritable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a null segment selector.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PRPL—code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS If a memory operand effective address is outside the SS segment limit.

12 3400



intel

INSTRUCTION SET REFERENCE

SAL/SAR/SHL/SHR—Shift

| Operation | Instruction | Description |
|-----------|---------------|-------------------------------------|
| OD # | SAL, imm, CL | Multiply imm by 2, once |
| OD # | SAL, imm, CL | Multiply imm by 2, CL times |
| OD # | SAL, imm, imm | Multiply imm by 2, imm times |
| CI # | SAL, imm, CL | Multiply imm by 2, CL times |
| CI # | SAL, imm, imm | Multiply imm by 2, imm times |
| CI # | SAL, imm, CL | Multiply imm by 2, CL times |
| CI # | SAL, imm, imm | Multiply imm by 2, imm times |
| OD # | SAR, imm, CL | Signed divide imm by 2, once |
| OD # | SAR, imm, CL | Signed divide imm by 2, CL times |
| OD # | SAR, imm, imm | Signed divide imm by 2, imm times |
| CI # | SAR, imm, CL | Signed divide imm by 2, CL times |
| CI # | SAR, imm, imm | Signed divide imm by 2, imm times |
| CI # | SAR, imm, CL | Signed divide imm by 2, CL times |
| CI # | SAR, imm, imm | Signed divide imm by 2, imm times |
| OD # | SHL, imm, CL | Multiply imm by 2, once |
| OD # | SHL, imm, CL | Multiply imm by 2, CL times |
| OD # | SHL, imm, imm | Multiply imm by 2, imm times |
| CI # | SHL, imm, CL | Multiply imm by 2, CL times |
| CI # | SHL, imm, imm | Multiply imm by 2, imm times |
| CI # | SHL, imm, CL | Multiply imm by 2, CL times |
| CI # | SHL, imm, imm | Multiply imm by 2, imm times |
| OD # | SHR, imm, CL | Unsigned divide imm by 2, once |
| OD # | SHR, imm, CL | Unsigned divide imm by 2, CL times |
| OD # | SHR, imm, imm | Unsigned divide imm by 2, imm times |
| CI # | SHR, imm, CL | Unsigned divide imm by 2, CL times |
| CI # | SHR, imm, imm | Unsigned divide imm by 2, imm times |
| CI # | SHR, imm, CL | Unsigned divide imm by 2, CL times |
| CI # | SHR, imm, imm | Unsigned divide imm by 2, imm times |

NOTE

* Not the same form of division as x86 rounding to toward negative infinity.

13

3499

intel

INSTRUCTION SET REFERENCE

SAL/SAR/SHL/SHR—Shift (Continued)

Description

Shifts the bits in the first operand (destination operand) to the left or right by the number of bits specified in the second operand (count operand). Bits shifted beyond the destination operand boundary are lost. For values less than 32, the CF flag is not affected. As for all of the shift operations, the CF flag contains the bit that shifted out of the destination operand.

The destination operand can be a register or a memory location. The count operand can be an immediate value or register CL. The count is masked to 3 bits, which limits the count range to 0 to 7. A special operand encoding is provided for a count of 1.

The shift arithmetic left (SAL) and shift logical left (SHL) instructions perform the same operation; they shift the bits in the destination operand to the left (toward more significant bit positions). For each shift count, the most significant bit of the destination operand is shifted into the CF flag, and the least significant bit is cleared (see Figure 7-7 in the *IA-32 Intel Architecture Software Developer's Manual, Volume 3*).

The shift arithmetic right (SAR) and shift logical right (SHR) instructions shift the bits of the destination operand to the right (toward less significant bit locations). For each shift count, the least significant bit of the destination operand is shifted into the CF flag, and the most significant bit is either set or cleared depending on the instruction type. The SHR instruction clears the most significant bit of the destination operand. The SAR instruction clears the most significant bit to correspond to the sign (most significant bit) of the original value in the destination operand. In effect, the SAR instruction shifts the sign bit position a shifted value with the sign of the original value (see Figure 7-9 in the *IA-32 Intel Architecture Software Developer's Manual, Volume 3*).

The SAR and SHR instructions can be used to perform signed or unsigned division, respectively, of the destination operand by powers of 2. For example, using the SAR instruction to shift a signed register 1 bit to the right divides the value by 2.

Using the SAR instruction to perform a division operation does not produce the same result as the IDIV instruction. The quotient from the IDIV instruction is rounded toward zero, whereas the "quotient" of the SAR instruction is rounded toward negative infinity. This difference is apparent only for negative numbers. For example, when the EDI register is used to divide 6 by 4, the result is 1 with a remainder of 2. If the SAR instruction is used to shift 6 to the right by two bits, the result is 1 and the "remainder" is 2; however, the SAR instruction stores only the most significant bit of the remainder (the CF flag).

The CF flag is affected only on 1-bit shifts. For left shifts, the CF flag is cleared to 0 if the most significant bit of the result is the same as the CF flag (that is, the top two bits of the original operand were the same), otherwise, it is set to 1. For the SAR instruction, the CF flag is cleared or set to 1, depending on the sign of the result. For the SHR instruction, the CF flag is set to the most significant bit of the original operand.

14

3499

intel

INSTRUCTION SET REFERENCE

SAL/SAR/SHL/SHR—Shift (Continued)

IA-32 Architecture Compatibility

The SSE instructions mask the shift count. However, all other IA-32 processors (starting with the Intel® Pentium® 4 processor) do not mask the shift count to 3 bits, resulting in a maximum count of 31. This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instructions.

Operation

```

TEMPCOUNT ← COUNT AND 15H;
TEMPDEST ← DEST;
MASK ← TEMPDEST - 1;
DO:
  IF instruction is SAL or SHL
  THEN
    CF ← MSB(DEST);
    ELSE ("instruction is SAR or SHR")
    CF ← LSB(DEST);
  FI
  IF instruction is SAL or SHL
  THEN
    DEST ← DEST + 2;
    ELSE ("instruction is SAR")
    THEN
      DEST ← DEST - 2 ("Signed divide, rounding toward negative infinity");
    ELSE ("instruction is SHR")
    THEN
      DEST ← DEST / 2 ("Unsigned divide");
  FI
  INTCOUNT ← INTCOUNT - 1;
  JNZ DO;
  CF ← Counter overflow for the various instructions;
  IF COUNTER = 1
  THEN
    IF instruction is SAL or SHL
    THEN
      MSBDEST ← MSB(DEST);
    ELSE ("instruction is SAR")
    THEN
      OF ← 0;
    ELSE ("instruction is SHR")
    THEN
      MSBDEST ← MSB(DEST);
  FI
  FI

```

15

3499

intc INSTRUCTION SET REFERENCE

SAL/SAR/SHL/SHR—Shift (Continued)

```

ELSE IF COUNT = 0
  THEN
    All flags remain unchanged.
  ELSE IF COUNT neither 1 or 0's
    CF undefined
  FI
FI

```

Flags Affected

The CF flag contains the value of the bit that shifted out of the destination operand; it is undefined for SHL and SHR instructions where the count is greater than or equal to the size (in bits) of the destination operand. The OF flag is affected only for 1-bit shifts (as "described" above); otherwise, it is undefined. The SF, ZF, and PF flags are set according to the result. If the count is 0, the flags are not affected. For a non-zero count, the OF flag is undefined.

Protected Mode Exceptions

- #UNW: If the destination is located in a nonwritable register.
- #ERR: If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- #GP: If the DS, ES, FS, or GS register contains a null segment selector.
- #SS0: If a memory operand effective address is outside the SS segment limit.
- #PF(fault-code): If a page fault occurs.
- #AC(0): If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real Address Mode Exceptions

- #GP: If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- #ERR: If a memory operand effective address is outside the 16 segment limit.

Virtual-8086 Mode Exceptions

- #UNW: If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- #SS0: If a memory operand effective address is outside the SS segment limit.
- #PF(fault-code): If a page fault occurs.
- #AC(0): If alignment checking is enabled and an unaligned memory reference is made.

16 3-403



Initial State

CF: X Operand: 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 1 1 1

After 1-bit SHL/SAL Instruction

CF: 1 Operand: 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 1 1 1 0

After 10-bit SHL/SAL Instruction

CF: 0 Operand: 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0

Figure 7-7. SHL/SAL Instruction Operation

17



Initial State

Operand: 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 1 1 1 CF: X

After 1-bit SHR Instruction

CF: 1 Operand: 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 1 1

After 10-bit SHR Instruction

CF: 0 Operand: 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0

Figure 7-8. SHR Instruction Operation

18






Figure 7-9. SAR Instruction Operation



INSTRUCTION SET REFERENCE **intel**

RCL/RCR/ROL/ROR—Rotate

| Opcode | Instruction | Description |
|--------|---------------|--|
| 00 01 | RCL r/m8, CL | Rotate 8 bits (CF, r/m8) left through CL |
| 00 02 | RCL r/m16, CL | Rotate 16 bits (CF, r/m16) left through CL |
| 00 03 | RCL r/m32, CL | Rotate 32 bits (CF, r/m32) left through CL |
| 00 04 | RCL r/m8, 1 | Rotate 8 bits (CF, r/m8) left through CL |
| 00 05 | RCL r/m16, 1 | Rotate 16 bits (CF, r/m16) left through CL |
| 00 06 | RCL r/m32, 1 | Rotate 32 bits (CF, r/m32) left through CL |
| 00 07 | RCL r/m8, CL | Rotate 8 bits (CF, r/m8) left through CL |
| 00 08 | RCL r/m16, CL | Rotate 16 bits (CF, r/m16) left through CL |
| 00 09 | RCL r/m32, CL | Rotate 32 bits (CF, r/m32) left through CL |
| 00 0A | RCL r/m8, 1 | Rotate 8 bits (CF, r/m8) left through CL |
| 00 0B | RCL r/m16, 1 | Rotate 16 bits (CF, r/m16) left through CL |
| 00 0C | RCL r/m32, 1 | Rotate 32 bits (CF, r/m32) left through CL |
| 00 0D | RCL r/m8, CL | Rotate 8 bits (CF, r/m8) left through CL |
| 00 0E | RCL r/m16, CL | Rotate 16 bits (CF, r/m16) left through CL |
| 00 0F | RCL r/m32, CL | Rotate 32 bits (CF, r/m32) left through CL |
| 00 10 | RCL r/m8, 1 | Rotate 8 bits (CF, r/m8) left through CL |
| 00 11 | RCL r/m16, 1 | Rotate 16 bits (CF, r/m16) left through CL |
| 00 12 | RCL r/m32, 1 | Rotate 32 bits (CF, r/m32) left through CL |
| 00 13 | RCL r/m8, CL | Rotate 8 bits (CF, r/m8) left through CL |
| 00 14 | RCL r/m16, CL | Rotate 16 bits (CF, r/m16) left through CL |
| 00 15 | RCL r/m32, CL | Rotate 32 bits (CF, r/m32) left through CL |
| 00 16 | RCL r/m8, 1 | Rotate 8 bits (CF, r/m8) left through CL |
| 00 17 | RCL r/m16, 1 | Rotate 16 bits (CF, r/m16) left through CL |
| 00 18 | RCL r/m32, 1 | Rotate 32 bits (CF, r/m32) left through CL |
| 00 19 | RCL r/m8, CL | Rotate 8 bits (CF, r/m8) left through CL |
| 00 1A | RCL r/m16, CL | Rotate 16 bits (CF, r/m16) left through CL |
| 00 1B | RCL r/m32, CL | Rotate 32 bits (CF, r/m32) left through CL |
| 00 1C | RCL r/m8, 1 | Rotate 8 bits (CF, r/m8) left through CL |
| 00 1D | RCL r/m16, 1 | Rotate 16 bits (CF, r/m16) left through CL |
| 00 1E | RCL r/m32, 1 | Rotate 32 bits (CF, r/m32) left through CL |
| 00 1F | RCL r/m8, CL | Rotate 8 bits (CF, r/m8) left through CL |
| 00 20 | RCL r/m16, CL | Rotate 16 bits (CF, r/m16) left through CL |
| 00 21 | RCL r/m32, CL | Rotate 32 bits (CF, r/m32) left through CL |
| 00 22 | RCL r/m8, 1 | Rotate 8 bits (CF, r/m8) left through CL |
| 00 23 | RCL r/m16, 1 | Rotate 16 bits (CF, r/m16) left through CL |
| 00 24 | RCL r/m32, 1 | Rotate 32 bits (CF, r/m32) left through CL |
| 00 25 | RCL r/m8, CL | Rotate 8 bits (CF, r/m8) left through CL |
| 00 26 | RCL r/m16, CL | Rotate 16 bits (CF, r/m16) left through CL |
| 00 27 | RCL r/m32, CL | Rotate 32 bits (CF, r/m32) left through CL |
| 00 28 | RCL r/m8, 1 | Rotate 8 bits (CF, r/m8) left through CL |
| 00 29 | RCL r/m16, 1 | Rotate 16 bits (CF, r/m16) left through CL |
| 00 2A | RCL r/m32, 1 | Rotate 32 bits (CF, r/m32) left through CL |
| 00 2B | RCL r/m8, CL | Rotate 8 bits (CF, r/m8) left through CL |
| 00 2C | RCL r/m16, CL | Rotate 16 bits (CF, r/m16) left through CL |
| 00 2D | RCL r/m32, CL | Rotate 32 bits (CF, r/m32) left through CL |
| 00 2E | RCL r/m8, 1 | Rotate 8 bits (CF, r/m8) left through CL |
| 00 2F | RCL r/m16, 1 | Rotate 16 bits (CF, r/m16) left through CL |
| 00 30 | RCL r/m32, 1 | Rotate 32 bits (CF, r/m32) left through CL |
| 00 31 | RCL r/m8, CL | Rotate 8 bits (CF, r/m8) left through CL |
| 00 32 | RCL r/m16, CL | Rotate 16 bits (CF, r/m16) left through CL |
| 00 33 | RCL r/m32, CL | Rotate 32 bits (CF, r/m32) left through CL |
| 00 34 | RCL r/m8, 1 | Rotate 8 bits (CF, r/m8) left through CL |
| 00 35 | RCL r/m16, 1 | Rotate 16 bits (CF, r/m16) left through CL |
| 00 36 | RCL r/m32, 1 | Rotate 32 bits (CF, r/m32) left through CL |
| 00 37 | RCL r/m8, CL | Rotate 8 bits (CF, r/m8) left through CL |
| 00 38 | RCL r/m16, CL | Rotate 16 bits (CF, r/m16) left through CL |
| 00 39 | RCL r/m32, CL | Rotate 32 bits (CF, r/m32) left through CL |
| 00 3A | RCL r/m8, 1 | Rotate 8 bits (CF, r/m8) left through CL |
| 00 3B | RCL r/m16, 1 | Rotate 16 bits (CF, r/m16) left through CL |
| 00 3C | RCL r/m32, 1 | Rotate 32 bits (CF, r/m32) left through CL |
| 00 3D | RCL r/m8, CL | Rotate 8 bits (CF, r/m8) left through CL |
| 00 3E | RCL r/m16, CL | Rotate 16 bits (CF, r/m16) left through CL |
| 00 3F | RCL r/m32, CL | Rotate 32 bits (CF, r/m32) left through CL |

20



INSTRUCTION SET REFERENCE **intel**

RCL/RCR/ROL/ROR—Rotate (Continued)

Description

Shifts (rotates) the bits of the first operand (destination operand) the number of bit positions specified in the second operand (count operand) and saves the result in the destination operand. The destination operand can be a register or a memory location; the count operand is an unsigned integer that can be an immediate or a value in the CL register. The processor rotates the count to a number between 0 and 31 by masking all the bits in the count operand except the 5 least-significant bits.

The rotate left (RCL) and rotate through carry left (RCL) instructions shift all the bits toward more-significant bit positions, except for the most-significant bit, which is rotated to the least-significant bit location (see Figure 7-11 in the Intel 64-bit Architecture Software Developer's Manual, Volume 2). The rotate right (ROR) and rotate through carry right (ROR) instructions shift all the bits toward less-significant bit positions, except for the least-significant bit, which is rotated to the most-significant bit location (see Figure 7-11 in the Intel 64-bit Architecture Software Developer's Manual, Volume 2).

The RCL and RCR instructions include the CF flag in the rotation. The RCL instruction shifts the CF flag into the least-significant bit and shifts the most-significant bit into the CF flag (see Figure 7-11 in the Intel 64-bit Architecture Software Developer's Manual, Volume 2). The RCR instruction shifts the CF flag into the most-significant bit and shifts the least-significant bit into the CF flag (see Figure 7-11 in the Intel 64-bit Architecture Software Developer's Manual, Volume 2). In the ROL and ROR instructions, the original value of the CF flag is the sign of the result, but the CF flag receives a copy of the bit that was shifted from one end to the other.

The CF flag is defined only for the 1-bit rotates; it is undefined in all other cases (except that a possible register does nothing, that is, effects are flag). For left rotates, the CF flag is set to the exclusive OR of the CF bit (after the rotate) and the most-significant bit of the result. For right rotates, the CF flag is set to the exclusive OR of the two most-significant bits of the operand.


IA-32 Architecture Compatibility

The 8086 does not mask the rotate count. However, all other IA-32 processors (starting with the Intel 286 processor) do mask the rotate count to 3 bits, resulting in a maximum count of 31. This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instruction.

Operation

RCL and RCR instructions ?
 SIZE: Operands
 CASE: (destination, count) CF
 SIZE: 8: imm8COUNT, COUNT AND 1FH MOD 8
 SIZE: 16: imm16COUNT, COUNT AND 1FH MOD 17
 SIZE: 32: imm32COUNT, COUNT AND 1FH
 ESAC.

21



```

INSTRUCTION SET REFERENCE
intel

RCLRCR/ROLROR—Rotate (Continued)

(* RCL instruction operation *)
WHILE tempCOUNT = 0
DO
  tempCF = MSBDEST;
  DEST = DEST / 2 + CF;
  CF = tempCF;
  tempCOUNT = tempCOUNT - 1;
DO
  ELSE
  IF COUNT = 1
  THEN CF = MSBDEST XOR CF;
  ELSE CF = underflow;
  (* RCR instruction operation *)
  IF COUNT = 1
  THEN CF = MSBDEST XOR CF;
  ELSE CF = underflow;
  (* RCL instruction operation *)
  WHILE tempCOUNT = 0
  DO
    tempCF = MSBDEST;
    DEST = DEST / 2 + CF + 231;
    CF = tempCF;
    tempCOUNT = tempCOUNT - 1;
  DO
  (* RCL and RCR instructions *)
  CASE Operational sizes of:
  SIZE 8: tempCOUNT = COUNT MOD 8;
  SIZE 16: tempCOUNT = COUNT MOD 16;
  SIZE 32: tempCOUNT = COUNT MOD 32;
  ESAC;
  (* ROL instruction operation *)
  WHILE tempCOUNT = 0
  DO
    tempCF = MSBDEST;
    DEST = DEST / 2 + tempCF + 231;
    tempCOUNT = tempCOUNT - 1;
  DO
  ELSE
  IF COUNT = 1
  THEN CF = MSBDEST XOR CF;
  ELSE CF = underflow;
  FI;
  FI;

```

22



```

INSTRUCTION SET REFERENCE
intel

RCLRCR/ROLROR—Rotate (Continued)

(* RCR instruction operation *)
WHILE tempCOUNT = 0
DO
  tempCF = LMSBDEST;
  DEST = DEST / 2 + tempCF + 231;
  tempCOUNT = tempCOUNT - 1;
DO
  ELSE
  IF COUNT = 1
  THEN CF = MSBDEST XOR tempCF;
  ELSE CF = underflow;
  FI;
  FI;

```

Flags Affected

The CF flag contains the value of the bit shifted into it. The OF flag is affected only for single-bit rotates (see "Description" above); it is undefined for multi-bit rotates. The SF, ZF, AF, and PF flags are not affected.

Protected Mode Exceptions

- #GP(0) If the source operand is located in a non-writable segment.
- If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- If the DS, ES, FS, or GS register contains a null segment selector.
- #SS(0) If a memory operand effective address is outside the SS segment limit.
- #PF(fault-code) If a page fault occurs.
- #AC(0) If alignment checking is enabled and an illegal memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

- #GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- #SS If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions

- #GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- #SS(0) If a memory operand effective address is outside the SS segment limit.

23




Figure 7-11. ROL, ROR, RCL, and RCR Instruction Operations



Example Using AND, OR, & SHL

- Copy bits 4-7 of BX to bits 8-11 of AX

- AX = 0110 1011 1001 0110
- BX = 1101 0011 1100 0001

1. Clear bits 8-11 of AX & all but bits 4-7 of BX using AND instructions

```
AX = 0110 0000 1001 0110      AND AX, F0FFh
BX = 0000 0000 1100 0000      AND BX, 00F0h
```

2. Shift bits 4-7 of BX to the desired position using a SHL instruction

```
AX = 0110 0000 1001 0110
BX = 0000 1100 0000 0000      SHL BX, 4
```

3. "Copy" bits 4-7 of BX to AX using an OR instruction

```
AX = 0110 1100 1001 0110      OR AX, BX
BX = 0000 1100 0000 0000
```

25

More Arithmetic Instructions

26

More Arithmetic Instructions

- NEG: two's complement negation of operand
- MUL: unsigned multiplication
 - Multiply AL with r/m8 and store product in AX
 - Multiply AX with r/m16 and store product in DX:AX
 - Multiply EAX with r/m32 and store product in EDX:EAX
 - Immediate operands are not supported.
 - CF and OF cleared if upper half of product is zero.
- IMUL: signed multiplication
 - Use with signed operands
 - More addressing modes supported
- DIV: unsigned division

27

intc.

INSTRUCTION SET REFERENCE

NEG—Two's Complement Negation

| Opcode | Instruction | Description |
|--------|-------------|-------------------------------|
| FD 0 | NEG r/m16 | Two's complement negate r/m16 |
| FD 5 | NEG r/m16 | Two's complement negate r/m16 |
| FD 6 | NEG r/m32 | Two's complement negate r/m32 |

Description
Replaces the value of operand (the destination operand) with its two's complement. (This operation is equivalent to subtracting the operand from 0.) The destination operand is located in a general-purpose register or a memory location. This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.


Operation
IF DEST 0
THEN CF 0
ELSE CF 1.
FL
DEST ← (DEST)

Flags Affected
The CF flag is cleared to 0 if the source operand is 0; otherwise, it is set to 1. The OF, SF, ZF, AF, and PF flags are not affected by the result.

Protected Mode Exceptions
#GP(0) If the destination is located in a non-writable segment.
#NM(0) If the memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0) If the DS, ES, FS, or GS register contains a null segment selector.
#PF(nah-ss) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

28

3-108



intc.

INSTRUCTION SET REFERENCE

MUL—Unsigned Multiply

| Opcode | Instruction | Description |
|--------|-------------|-------------------------------------|
| FD 0 | MUL r/m16 | Unsigned multiply (AX ← r/m16) |
| FD 5 | MUL r/m16 | Unsigned multiply (DX:AX ← r/m16) |
| FD 6 | MUL r/m32 | Unsigned multiply (EDX:EAX ← r/m32) |

Description
Performs an unsigned multiplication of the first operand (destination operand) and the second operand (source operand) and stores the result in the destination operand. The destination operand is an implied operand located in register AX, EAX, or EDX (depending on the size of the operand); the source operand is located in a general-purpose register or a memory location. The value of this instruction and the location of the destination operand depends on the operand size as shown in the following table.

| Operand Size | Source 1 | Source 2 | Destination |
|--------------|----------|----------|-------------|
| Byte | AL | cl | AX |
| Word | AX | r/m16 | DX:AX |
| Dword | EDX | r/m32 | EDX:EAX |

The result is stored in register AX, register pair DX:AX, or register pair EDX:EAX (depending on the operand size), with the high-order bits of the product contained in register AH, DH, or EDI, respectively. If the high-order bits of the product are 0, the CF and OF flags are cleared; otherwise, the flags are set.

Operation
IF byte operation
THEN
AX ← AL × SRC
ELSE ("Carry and overflow operation")
IF operand-size = 16
THEN
DX:AX ← DX × SRC
ELSE ("Operand-size = 32")
EDX:EAX ← EAX × SRC

FL

Flags Affected
The CF and OF flags are cleared to 0 if the upper half of the result is 0; otherwise, they are set to 1. The SF, ZF, AF, and PF flags are unaffected.

29

3-108



intc.

INSTRUCTION SET REFERENCE

IMUL—Signed Multiply

| Opcode | Instruction | Description |
|--------|-------------------|---|
| FD 0 | IMUL r/m16 | AX ← r/m16 (byte) |
| FD 5 | IMUL r/m16 | DX:AX ← r/m16 (word) |
| FD 6 | IMUL r/m32 | EDX:EAX ← r/m32 (dword) |
| FD 7 | IMUL r/m16, r/m16 | word register × word register → r/m16 |
| FD 8 | IMUL r/m16, r/m16 | dword register × dword register → r/m16 |
| FD 9 | IMUL r/m16, r/m32 | word register × r/m32 → sign-extended r/m16 |
| FD 10 | IMUL r/m16, r/m32 | dword register × r/m32 → sign-extended r/m16 |
| FD 11 | IMUL r/m16, r/m32 | word register × word register → sign-extended r/m16 |
| FD 12 | IMUL r/m16, r/m32 | dword register × dword register → sign-extended r/m16 |
| FD 13 | IMUL r/m16, r/m32 | word register × r/m32 → r/m16 |
| FD 14 | IMUL r/m16, r/m32 | dword register × r/m32 → r/m16 |
| FD 15 | IMUL r/m16, r/m32 | word register × r/m32 → r/m16 |
| FD 16 | IMUL r/m16, r/m32 | dword register × r/m32 → r/m16 |
| FD 17 | IMUL r/m16, r/m32 | word register × r/m32 → r/m16 |
| FD 18 | IMUL r/m16, r/m32 | dword register × r/m32 → r/m16 |
| FD 19 | IMUL r/m16, r/m32 | word register × r/m32 → r/m16 |
| FD 20 | IMUL r/m16, r/m32 | dword register × r/m32 → r/m16 |

Description
Performs a signed multiplication of two operands. This instruction has three forms, depending on the number of operands.

- One-operand form.** This form is identical to that used by the MUL instruction. Here, the source operand (in a general-purpose register or memory location) is multiplied by the value in the AL, AX, or EAX register (depending on the operand size) and the product is stored in the AX, DX:AX, or EDX:EAX registers, respectively.
- Two-operand form.** With this form the destination operand (the first operand) is multiplied by the source operand (second operand). The destination operand is a general-purpose register and the source operand is an immediate value, a general-purpose register, or a memory location. The product is then stored in the destination operand location.
- Three-operand form.** This form requires a destination operand (the first operand) and two source operands (the second and the third operands). Here, the first source operand (which can be a general-purpose register or a memory location) is multiplied by the second source operand (an immediate value). The product is then stored in the destination operand (a general-purpose register).

When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

30

3-107



intj.

INSTRUCTION SET REFERENCE

IMUL—Signed Multiply (Continued)

The CF and OF flags are set when significant bits are carried into the upper half of the result. The CF and OF flags are cleared when the result fits exactly in the lower half of the result.

The two forms of the IMUL instruction are similar to the length of the product is calculated to twice the length of the operands. With the one-operand form, the product is stored exactly in the destination. With the two- and three-operand forms, however, results truncated to the length of the destination before it is stored in the destination register. Because of this truncation, the CF and OF flags should be tested to ensure that no significant bits are lost.

The one- and three-operand forms may also be used with unsigned operands because the lower half of the product in the same register if the operands are signed or unsigned. The CF and OF flags, however, cannot be used to determine if the upper half of the result is non-zero.

Operation

```

IF (NumberOfOperands = 1)
  THEN IF (OperandSize = #)
    THEN
      AX ← AL × SRC ("signed multiplication")
      IF (SRC OR (SRC <> PTR))
        THEN CF ← 0; OF ← 0;
      ELSE CF ← 1; OF ← 1;
    FI;
  ELSE IF (OperandSize = 16)
    THEN
      DX:AX ← SRC ("signed multiplication")
      IF (SRC OR (SRC <> PTR))
        THEN CF ← 0; OF ← 0;
      ELSE CF ← 1; OF ← 1;
    FI;
  ELSE ("OperandSize = 32")
    EDI:EAX ← EAX × SRC ("signed multiplier")
    IF (EAX OR (EAX <> PTR))
      THEN CF ← 0; OF ← 0;
    ELSE CF ← 1; OF ← 1;
  FI;
ELSE IF (NumberOfOperands = 2)
  THEN
    DEST ← SRC ("signed multiplication; temp is double DEST size")
    DEST ← SRC ("signed multiplication")
    IF (temp <> DEST)
      THEN CF ← 1; OF ← 1;
    ELSE CF ← 0; OF ← 0;
  FI;
ELSE ("NumberOfOperands = 3")
  ...

```

31



intj.

INSTRUCTION SET REFERENCE

IMUL—Signed Multiply (Continued)

```

DEST ← SRC ("signed multiplication")
temp ← SRC ("signed multiplication; temp is double SRC size")
IF (temp <> DEST)
  THEN CF ← 1; OF ← 1;
  ELSE CF ← 0; OF ← 0;
FI;

```

Flags Affected

The CF and OF flags are set when significant bits are carried into the upper half of the result and cleared when the result fits exactly in the lower half of the result. The two- and three-operand forms of the instruction, the CF and OF flags are set when the result must be truncated to fit in the destination operand size and cleared when the result fits exactly in the destination operand size. The SF, ZF, AF, and PF flags are unaffected.

Protected Mode Exceptions

- #GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- If the DS, ES, FS, or GS register is used to access memory and it contains a null segment selector.
- #NM(0) If a memory operand effective address is outside the 8B segment limit.
- #PF(fault-code) If a page fault occurs.
- #AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

- #GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- #NM If a memory operand effective address is outside the 8B segment limit.

Virtual-8086 Mode Exceptions

- #GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- #NM(0) If a memory operand effective address is outside the 8B segment limit.
- #PF(fault-code) If a page fault occurs.
- #AC(0) If alignment checking is enabled and an unaligned memory reference is made.

32



intj.

INSTRUCTION SET REFERENCE: A-M

DIV—Unsigned Divide

| Opcode | Instruction | Description |
|--------|-------------|---|
| FD 0 | DIV r/m16 | Unsigned divide r/m16 by r/m16; result stored in AL ← Quotient; AH ← Remainder |
| FD 8 | DIV r/m32 | Unsigned divide r/m32 by r/m32; with result stored in AX ← Quotient; EDI ← Remainder |
| FD 0 | DIV r/m32 | Unsigned divide r/m32 by r/m32; with result stored in EAX ← Quotient; EDI ← Remainder |

Description

Divide (unsigned) the value in the AX, EDI:AX, or EDI:EAX register (dividend) by the source operand (divisor) and stores the result in the AX, EDI:AX, or EDI:EAX register. The source operand can be a general-purpose register or a memory location. The action of this instruction depends on the operand size (dividend/divisor). See Table 3-18.

Table 3-18. DIV Action

| Operand Size | Dividend | Divisor | Quotient | Remainder | Maximum Quotient |
|---------------------|----------|---------|----------|-----------|---------------------|
| 16-bit | AX | r/m16 | AL | AH | 256 |
| 32-bit/real-address | DX:AX | r/m32 | AX | DX | 65,536 |
| 64-bit/real-address | EDI:EAX | r/m32 | EAX | EDI | 2 ³¹ - 1 |

Non-integer results are truncated (chopped) towards 0. The remainder is always less than the divisor in magnitude. Overflow is indicated with the #DE (divide error) exception rather than with the CF flag.


Operation

```

IF (SRC = 0)
  THEN #DE ("divide error")
  THEN
    temp ← AX / SRC;
    IF (temp <> PTR)
      THEN #DE ("divide error");
    ELSE
      AL ← temp;
      AH ← AH MOD SRC;
    FI;
  ELSE
    IF (OperandSize = 16 ("doubleword/word operation"))
      THEN
        ...

```


33



Indexed Addressing Modes

- Operands of the form: $[ESI + ECX*4 + DISP]$
- ESI = Base Register
- ECX = Index Register
- 4 = Scale factor
- DISP = Displacement
- The operand is in memory
- The address of the memory location is $ESI + ECX*4 + DISP$

37




The uses of general-purpose registers as base or index components are restricted in the following manner:

- The ESP register cannot be used as an index register.
- When the ESP or EBP register is used as the base, the SS segment is the default segment. In all other cases, the DS segment is the default segment.

The base, index, and displacement components can be used in any combination, and any of these components can be null. A scale factor may be used only when an index also is used. Each possible combination is useful for data structures commonly used by programmers in high-level languages and assembly language. The following addressing modes suggest uses for common combinations of address components.

38

Base + Displacement



39

