

x86 Assembly Language III

CMSC 313
Sections 01, 02

i386 Instruction Overview

2

i386 Instruction Set Overview

- **General Purpose Instructions**
 - works with data in the general purpose registers
- **Floating Point Instructions**
 - floating point arithmetic
 - data stored in separate floating point registers
- **Single Instruction Multiple Data (SIMD) Extensions**
 - MMX, SSE, SSE2
- **System Instructions**
 - Sets up control registers at boot time

3

intel

INSTRUCTION SET SUMMARY

5.1. GENERAL-PURPOSE INSTRUCTIONS

The general-purpose instructions perform basic data movement, arithmetic, logic, program flow, and string operations for applications programmers. This is a wide application and system software to run on IA-32 processors. They operate on data contained in memory, in the general-purpose registers (EAX, EBX, ECX, EDI, ESI, EDI, ESP, and EBP) and the EIP. EAX register. They also operate on address information contained in memory, the general-purpose registers, and the segment registers (CS, DS, SS, FS, and GS). This group of instructions includes the following subgroups: data transfer; binary arithmetic; decimal arithmetic; logic operations; shift and rotate; bit and byte operations; program control; string; flag control; segment register operations; and miscellaneous.

5.1.1. Data Transfer Instructions

The data transfer instructions move data between memory and the general-purpose and segment registers. They also perform specific operations such as conditional moves, stack access, and data conversion.

MOV Move data between general-purpose registers, move data between memory and general-purpose or segment registers, move immediately to general-purpose registers.

CMOVB/CMOVZ Conditional move if equal/Conditional move if zero

CMOVNB/CMOVNZ Conditional move if not equal/Conditional move if not zero

CMOVA/CMOVNB Conditional move if above/Conditional move if not below or equal

CMOVB/CMOVNB Conditional move if above or equal/Conditional move if not below

CMOVB/CMOVNAE Conditional move if below/Conditional move if not above or equal

CMOVB/CMOVNA Conditional move if below or equal/Conditional move if not above

CMOVG/CMOVLE Conditional move if greater/Conditional move if not less or equal

CMOVG/CMOVNL Conditional move if greater or equal/Conditional move if not less

CMOVL/CMOVNGE Conditional move if less/Conditional move if not greater or equal

CMOVL/CMOVNG Conditional move if less or equal/Conditional move if not greater

CMOVC Conditional move if carry

4

52



intel

INSTRUCTION SET SUMMARY

CMOVC Conditional move if not carry

CMOVO Conditional move if no overflow

CMOVNS Conditional move if not overflow

CMOVS Conditional move if sign (negative)

CMOVNS Conditional move if not sign (non-negative)

CMOVP/CMOVPE Conditional move if parity/Conditional move if parity even

CMOVNP/CMOVPO Conditional move if not parity/Conditional move if parity odd

XCHG Exchange

BSXBP Byte swap

XADD Exchange and add

CMPSXGB Compare and exchange 8 bytes

CMPSXQB Compare and exchange 4 bytes

PUSH Push onto stack

POP Pop off of stack

PUSHA/PUSHAD Push general-purpose registers onto stack

POPA/POPAD Pop general-purpose registers from stack

IN Read from a port

OUT Write to a port

CWB/CQB Convert word to doubleword/Convert doubleword to quadword

CBW/CQB Convert byte to word/Convert word to doubleword in EAX register

MOVSX Move and sign extend

MOVZX Move and zero extend

5.1.2. Binary Arithmetic Instructions

The binary arithmetic instructions perform basic binary integer computations on byte, word, and doubleword operands located in memory and/or the general-purpose registers.

ADD Integer add

ADC Add with carry

SUB Subtract

SBB Subtract with borrow

IMUL Signed multiply

5

53



intel

INSTRUCTION SET SUMMARY

MUL Unsigned multiply

DIV Signed divide

DIV Unsigned divide

INC Increment

DEC Decrement

NEG Negate

CMP Compare

5.1.3. Decimal Arithmetic

The decimal arithmetic instructions perform decimal arithmetic on binary-coded decimal (BCD) data.

DAA Decimal adjust after addition

DAS Decimal adjust after subtraction

AAA ASCII adjust after addition

AAS ASCII adjust after subtraction

AAM ASCII adjust after multiplication

AAD ASCII adjust before division

5.1.4. Logical Instructions

The logical instructions perform basic AND, OR, XOR, and NOT logical operations on byte, word, and doubleword values.

AND Perform bitwise logical AND

OR Perform bitwise logical OR

XOR Perform bitwise logical exclusive OR

NOT Perform bitwise logical NOT

5.1.5. Shift and Rotate Instructions

The shift and rotate instructions shift and rotate the bits in word and doubleword operands.

SAR Shift arithmetic right

SHR Shift logical right

SAL/SHL Shift arithmetic left/Shift logical left

6

54



INTEL INSTRUCTION SET SUMMARY

SFBD	Shift right double
SFLD	Shift left double
ROR	Rotate right
ROL	Rotate left
RCR	Rotate through carry right
RCL	Rotate through carry left

5.1.6. Bit and Byte Instructions

The bit and instructions set and modify individual bits in the bits in word and doubleword operands. The byte instructions set the value of a byte operand to indicate the status of flags in the EFLAGS register.

BT	Bit test
BTR	Bit test and reset
BTC	Bit test and complement
BLS	Bit scan forward
BRS	Bit scan reverse
SETB/SETZ	Set byte if equal/Set byte if zero
SETNB/SETNZ	Set byte if not equal/Set byte if not zero
SETA/SETNB	Set byte if above/Set byte if not below or equal
SETAE/SETNB/SETNC	Set byte if above or equal/Set byte if not below/Set byte if not carry
SETB/SETNA/SETC	Set byte if below/Set byte if not above or equal/Set byte if carry
SETB/SETNA	Set byte if below or equal/Set byte if not above
SETG/SETNL	Set byte if greater/Set byte if not less or equal
SETGE/MINL	Set byte if greater or equal/Set byte if not less
SETL/MINGE	Set byte if less/Set byte if not greater or equal
SETLE/MPNGE	Set byte if less or equal/Set byte if not greater
SETS	Set byte if sign (negative)
SETNS	Set byte if not sign (non-negative)
SETO	Set byte if overflow

7 54



INTEL INSTRUCTION SET SUMMARY

SETNO	Set byte if not overflow
SETPE/SETP	Set byte if parity even/Set byte if parity
SETPO/SETNP	Set byte if parity odd/Set byte if not parity
TEST	Logical compare

5.1.7. Control Transfer Instructions

The control transfer instructions provide jumps, conditional jumps, loops, and calls and return operations to control program flow.

JMP	Jump
JBE	Jump if equal/below if zero
JNB/JNZ	Jump if not equal/Jump if not zero
JAB/JNB	Jump if above/Jump if not below or equal
JAE/JNB	Jump if above or equal/Jump if not below
JBA/JNAE	Jump if below/Jump if not above or equal
JBE/JNA	Jump if below or equal/Jump if not above
JG/NLE	Jump if greater/Jump if not less or equal
JGE/NL	Jump if greater or equal/Jump if not less
JL/NJGE	Jump if less/Jump if not greater or equal
JLE/JNG	Jump if less or equal/Jump if not greater
JC	Jump if carry
JNC	Jump if not carry
JO	Jump if overflow
JNO	Jump if not overflow
JS	Jump if sign (negative)
JNS	Jump if not sign (non-negative)
JPO/JNP	Jump if parity odd/Jump if not parity
JPE/JPF	Jump if parity even/Jump if parity
JCXZ/JECXZ	Jump register CX zero/Jump register ECX zero
LOOP	Loop with ECX counter
LOOPE/LOOPES	Loop with ECX and zero/Loop with ECX and equal
LOOPNZ/LOOPNE	Loop with ECX and not zero/Loop with ECX and not equal

8 54



INTEL INSTRUCTION SET SUMMARY

CALL	Call procedure
RET	Return
IRET	Return from interrupt
INT	Software interrupt
INT3	Interrupt on overflow
INVD	Denote value not of major
ENTER	High-level procedure entry
LEAVE	High-level procedure exit

5.1.8. String Instructions

The string instructions operate on strings of bytes, allowing them to be moved to and from memory.

MOVS/MOVSX	Move string/Move byte string
MOVS/MOVSQ	Move string/Move word string
MOVS/MOVSZ	Move string/Move doubleword string
CMPS/CMPSB	Compare string/Compare byte string
CMPS/CMPSW	Compare string/Compare word string
CMPS/CMPSD	Compare string/Compare doubleword string
SCAS/SCASB	Scan string/Scan byte string
SCAS/SCASW	Scan string/Scan word string
SCAS/SCASD	Scan string/Scan doubleword string
LODS/LODSB	Load string/Load byte string
LODS/LODSW	Load string/Load word string
LODS/LODSD	Load string/Load doubleword string
STOS/STOSB	Store string/Store byte string
STOS/STOSW	Store string/Store word string
STOS/STOSD	Store string/Store doubleword string
REP	Repeat while ECX not zero
REPE/REPZ	Repeat while equal/Repeat while zero
REPNE/REPNZ	Repeat while not equal/Repeat while not zero
INS/INSB	Input string from port/Input byte string from port

9 62



READ THE FRIENDLY MANUAL (RTFM)

- **Best Source: Intel Instruction Set Reference**
 - Available off the course web page in PDF
 - Download it, you'll need it
- **Other sources:**
 - Appendix A of *Assembly Language Step-by-Step*
- **Questions to ask:**
 - Basic function? (e.g., adds two numbers)
 - Addressing modes supported? (e.g., register to register)
 - Side effects? (e.g., OF modified)

13

UMBC, CMSC313, Richard Chang <chang@umbc.edu>



INSTRUCTION SET REFERENCE

ADD—Add

Opcode	Instruction	Description
04 0b	ADD AL, imm8	Add imm8 to AL
05 0w	ADD AX, imm16	Add imm16 to AX
07 0F	ADD EAX, imm32	Add imm32 to EAX
80 0 0b	ADD r/m8, imm8	Add imm8 to r/m8
81 0 0w	ADD r/m16, imm16	Add imm16 to r/m16
83 0 0w	ADD r/m32, imm32	Add imm32 to r/m32
83 0 0b	ADD r/m8, imm8	Add sign-extended imm8 to r/m8
83 0 0w	ADD r/m16, imm16	Add sign-extended imm16 to r/m16
03 0 0b	ADD r/m8, r/m8	Add r/m8 to r/m8
03 0 0w	ADD r/m16, r/m16	Add r/m16 to r/m16
03 0 0w	ADD r/m32, r/m32	Add r/m32 to r/m32
03 0 0b	ADD r/m8, r/m8	Add r/m8 to r/m8
03 0 0w	ADD r/m16, r/m16	Add r/m16 to r/m16
03 0 0w	ADD r/m32, r/m32	Add r/m32 to r/m32
03 0 0b	ADD r/m8, r/m8	Add r/m8 to r/m8
03 0 0w	ADD r/m16, r/m16	Add r/m16 to r/m16
03 0 0w	ADD r/m32, r/m32	Add r/m32 to r/m32

Description

Adds the first operand (destination operand) and the second operand (source operand) and stores the result in the destination operand. The destination operand can be a register or a memory location, the source operand can be an immediate, a register, or a memory location. (However, two memory operands cannot be used in one instruction.) When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

The ADD instruction performs integer addition. It evaluates the result for both signed and unsigned integer operands and sets the OF and CF flags to indicate a carry (overflow) in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation

DEST ← DEST + SRC;

Flags Affected

The OF, SF, ZF, AF, CF, and PF flags are set according to the result.

14

Intel Manual's Addressing Mode Notation

- **r8**: One of the 8-bit registers AL, CL, DL, BL, AH, CH, DH, or BH.
- **r16**: One of the 16-bit registers AX, CX, DX, BX, SP, BP, SI, or DI.
- **r32**: One of the 32-bit registers EAX, ECX, EDX, EBX, ESP, EBP, ESI, or EDI.
- **imm8**: An immediate 8-bit value.
- **imm16**: An immediate 16-bit value.
- **imm32**: An immediate 32-bit value.
- **r/m8**: An 8-bit operand that is either the contents of an 8-bit register (AL, BL, CL, DL, AH, BH, CH, and DH), or a byte from memory.
- **r/m16**: A 16-bit register (AX, BX, CX, DX, SP, BP, SI, and DI) or memory operand used for instructions whose operand-size attribute is 16 bits.
- **r/m32**: A 32-bit register (EAX, EBX, ECX, EDX, ESP, EBP, ESI, and EDI) or memory operand used for instructions whose operand-size attribute is 32 bits.

15

int. INSTRUCTION SET REFERENCE

DEC—Decrement by 1

Opcode	Instruction	Description
FD	DEC r/m16	Decrement r/m16 by 1
FB	DEC r/m8	Decrement r/m8 by 1
FF	DEC r/m32	Decrement r/m32 by 1
44	DEC r16	Decrement r16 by 1
45	DEC r32	Decrement r32 by 1

Description
Subtracts 1 from the destination operand, while preserving the state of the CF flag. The destination operand can be a register or a memory location. This instruction allows a loop counter to be updated without disturbing the CF flag. (To perform a decrement operation that updates the CF flag, use a 32-bit instruction with an immediate operand of 1.)
This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation
DEST ← DEST - 1.

Flags Affected
The CF flag is not affected. The OF, SF, ZF, AF, and PF flags are set according to the result.

Protected Mode Exceptions
#GP(0) If the destination operand is located in a nonwritable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a null segment selector.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(n) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS If a memory operand effective address is outside the SS segment limit.

22 3-107



int. INSTRUCTION SET REFERENCE


MOV—Move

Opcode	Instruction	Description
BB	MOV r/m8, r8	Move r8 to r/m8
B3	MOV r/m8, r16	Move r16 to r/m8
B7	MOV r/m8, r32	Move r32 to r/m8
8A	MOV r16, r8	Move r/m8 to r16
8B	MOV r16, r16	Move r/m16 to r16
8C	MOV r16, r32	Move r/m32 to r16
8D	MOV r/m16, r/m8*	Move r/m8 to register r/m16
8E	MOV r/m16, r32*	Move r/m32 to register r/m16
A0	MOV r16, r/m8*	Move r/m8 to r16
A1	MOV r16, r/m16*	Move r/m16 to r16
A2	MOV r16, r/m32*	Move r/m32 to r16
A3	MOV r/m16, r/m8*	Move r/m8 to r/m16
A7	MOV r/m16, r32*	Move r/m32 to r/m16
B0	MOV r8, r/m8	Move r/m8 to r8
B1	MOV r8, r16	Move r/m16 to r8
B2	MOV r8, r32	Move r/m32 to r8
B8	MOV r/m8, r8	Move r/m8 to r/m8
B9	MOV r/m8, r16	Move r/m16 to r/m8
BA	MOV r/m8, r32	Move r/m32 to r/m8
BC	MOV r/m8, r/m8*	Move r/m8 to r/m8
BD	MOV r/m8, r16*	Move r/m16 to r/m8
BE	MOV r/m8, r32*	Move r/m32 to r/m8

NOTES:
* The r/m8, r/m16, and r/m32 operands specify a register or a memory location. The destination register is r8, r16, or r32, and the source operand can be a register or a memory location. This instruction allows a loop counter to be updated without disturbing the CF flag. (To perform a decrement operation that updates the CF flag, use a 32-bit instruction with an immediate operand of 1.)
* In 32-bit mode, the destination may exceed the 16-bit operand-size prefix with this instruction (see the full instruction set tables for further information).

Description
Copies the second operand (source operand) to the first operand (destination operand). The source operand can be an immediate value, general-purpose register, segment register, or memory location. The destination register can be a general-purpose register, segment register, or memory location. Both operands must be the same size, which can be a byte, a word, or a doubleword.
The MOV instruction cannot be used to load the CS register. Attempting to do so results in an invalid-operand exception (#UD). To load the CS register, use the ROP, CALL, or RET instruction.

23 3-40



int. INSTRUCTION SET REFERENCE

MOV—Move (Continued)

If the destination operand is a segment register (DS, ES, FS, GS, or SS), the source operand must be a valid segment selector. In protected mode, moving a segment selector into a segment register automatically enables the related descriptor (translation associated with the segment selector) to be loaded into the hidden (shadow) part of the segment register. While loading the instructions, the segment selector in the segment descriptor is validated (see the "Operation" algorithm below). The segment descriptor data is obtained from the GDT or LDT entry for the specified segment selector.

A null segment selector (value 0000-000F) can be loaded into the DS, ES, FS, and GS registers without causing a protection exception. However, any subsequent attempt to reference a register whose corresponding segment register is loaded with a null value causes a general-protection exception (#GP) and an interrupt (unless a null value causes a general-protection exception).

Loading the SS register with a MOV instruction inhibits all interrupts until the execution of the next instruction. This operation allows a stack pointer to be loaded into the ESP register with the next instruction (MOV ESP, stack-pointer value) before an interrupt occurs. The SS instruction offers a more efficient method of loading the SS and ESP registers.

When operating in 32-bit mode and moving data between a segment register and a general-purpose register, the 32-bit IA-32 processors do not require the use of the 16-bit operand-size prefix (a byte with the value 66H) with this instruction, but most assemblers will insert it if the standard form of the instruction is used (for example, MOV DS, AX). This processor will execute this instruction correctly, but it will usually require an extra clock. With most assemblers, using the instruction form MOV DS, EAX will avoid this unwanted 66H prefix. When the processor executes the instruction with a 32-bit general-purpose register, it is assumed that the 16-bit segment register field of the general-purpose register in the destination is zero. If the register is a destination operand, the resulting value in the two high-order bytes of the register is implementation dependent. For the Pentium Pro processor, the two high-order bytes are filled with zeros; for earlier 32-bit IA-32 processors, the two high-order bytes are undefined.

Operation
DEST ← SRC.

DEST SRC:
1 Loading a segment register while in protected mode results in special checks and actions, as described in the following listing. These checks are performed on the segment selector and the segment descriptor it points to.
If SS is loaded:
1. Verify that an instance of instructions that include this instruction (and the following instruction, only for the instruction in the separate is operand) to follow the interrupt, but subsequent interrupt-delivering instructions may not delay the interrupt. Thus, if the following instruction requires:
- DS
- MOV DS, EAX
- MOV ESP, EAX
Interrupt may be recognized before MOV ESP, EAX executes, because STI may delay interrupts for one instruction.

24 3-40



Branching Instructions

- **JMP** = unconditional jump
- Conditional jumps use the flags to decide whether to jump to the given label or to continue.
- The flags were modified by previous arithmetic instructions or by a compare (**CMP**) instruction.
- The instruction:
CMP op1, op2
 computes the unsigned and two's complement subtraction **op1 - op2** and modifies the flags. The contents of **op1** are not affected.

28

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

Example of CMP instruction

- Suppose **AL** contains 254. After the instruction:
CMP AL, 17
CF = 0, OF = 0, SF = 1 and ZF = 0.
- A **JA** (jump above) instruction would jump.
- A **JG** (jump greater than) instruction wouldn't jump.
- Both signed and unsigned comparisons use the same **CMP** instruction.
- Signed and unsigned jump instructions interpret the flags differently.

29

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

More Conditional Jumps

- Uses flags to determine whether to jump
 - Example: **JAE** (jump above or equal) jumps when the Carry Flag = 0

CMP EAX, 1492
JAE OceanBlue

- Unsigned vs signed jumps
 - Example: use **JAE** for unsigned data **JGE** (greater than or equal) for signed data

CMP EAX, 1492 **CMP EAX, -42**
JAE OceanBlue **JGE Somewhere**


30

UMBC, CMSC313, Richard Chang <chang@umbc.edu>

Table 7-4. Conditional Jump Instructions

Instruction Mnemonic	Condition (Flag States)	Description
Unsigned Conditional Jumps		
JAE/JNB	(CF or ZF)=0	Above/not below or equal
JBE/JNA	CF=0	Above or equal/not below
JBE/JNA	CF=1	Below/not above or equal
JBE/JNA	(CF or ZF)=1	Below or equal/not above
JC	CF=1	Carry
JE/JZ	ZF=1	Equal/zero
JNC	CF=0	Not carry
JNE/JNZ	ZF=0	Not equal/not zero
JNP/JPO	PF=0	Not parity/parity odd
JPU/JPE	PF=1	Parity/parity even
JCXZ	CX=0	Register CX is zero
JECXZ	ECX=0	Register ECX is zero
Signed Conditional Jumps		
JG/JNL	(SF xor OF) or ZF =0	Greater/not less or equal
JGE/JNL	(SF xor OF)=0	Greater or equal/not less
JL/JNGE	(SF xor OF)=1	Less/not greater or equal
JLE/JNG	(SF xor OF) or ZF=1	Less or equal/not greater
JNO	OF=0	Not overflow
JNS	SF=0	Not sign (non-negative)
JO	OF=1	Overflow
JS	SF=1	Sign (negative)

31




INSTRUCTION SET REFERENCE

Jcc—Jump if Condition Is Met

Opcode	Instruction	Description
77 00	JA r8	Jump short if above (CF=0 and ZF=0)
77 01	JAE r8	Jump short if above or equal (CF=0)
77 02	JB r8	Jump short if below (CF=1)
77 03	JBE r8	Jump short if below or equal (CF=1 or ZF=1)
77 04	JC r8	Jump short if carry (CF=1)
83 00	JCXZ r8	Jump short if CX register is 0
83 01	JECXZ r8	Jump short if ECX register is 0
77 05	JZ r8	Jump short if zero (ZF=0)
77 06	JNZ r8	Jump short if not zero (ZF=1)
77 07	JNC r8	Jump short if not carry (CF=0)
77 08	JNB r8	Jump short if not below (CF=0)
77 09	JNA r8	Jump short if not above (CF=1 or ZF=1)
77 0A	JNBE r8	Jump short if not below or equal (CF=1)
77 0B	JNBW r8	Jump short if not below (CF=0)
77 0C	JNBQ r8	Jump short if not below or equal (CF=0 and ZF=0)
77 0D	JNC r8	Jump short if not carry (CF=0)
77 0E	JNE r8	Jump short if not equal (ZF=1)
77 0F	JNEB r8	Jump short if not equal (ZF=1 or SF=CF)
77 10	JNEQ r8	Jump short if not equal (ZF=1)
77 11	JNEW r8	Jump short if not equal (ZF=1 and SF=CF)
77 12	JNL r8	Jump short if not less (SF=CF)
77 13	JNLE r8	Jump short if not less or equal (SF=CF)
77 14	JNLW r8	Jump short if not less (SF=CF)
77 15	JNLQ r8	Jump short if not less or equal (SF=CF)
77 16	JNP r8	Jump short if not parity (PF=0)
77 17	JNPE r8	Jump short if not parity (PF=0)
77 18	JNS r8	Jump short if not sign (SF=0)
77 19	JNZ r8	Jump short if not zero (ZF=1)
77 1A	JO r8	Jump short if overflow (OF=1)
77 1B	JPO r8	Jump short if parity odd (PF=1)
77 1C	JPE r8	Jump short if parity even (PF=0)
77 1D	JRC r8	Jump short if rax (CF=1)
77 1E	JRCXZ r8	Jump short if rax (CF=1 and CX=0)
77 1F	JRCXZ r8	Jump short if rax (CF=1 and ECX=0)
9F 00 00 00	JAE r16, r32	Jump near if above (CF=0 and ZF=0)
9F 01 00 00	JAE r16, r32	Jump near if above or equal (CF=0)
9F 02 00 00	JBE r16, r32	Jump near if below (CF=1)
9F 03 00 00	JBE r16, r32	Jump near if below or equal (CF=1 or ZF=1)
9F 04 00 00	JC r16, r32	Jump near if carry (CF=1)
9F 05 00 00	JZ r16, r32	Jump near if zero (ZF=0)
9F 06 00 00	JNZ r16, r32	Jump near if not zero (ZF=1)
9F 07 00 00	JNC r16, r32	Jump near if not carry (CF=0)
9F 08 00 00	JNB r16, r32	Jump near if not below (CF=0)
9F 09 00 00	JNA r16, r32	Jump near if not above (CF=1 or ZF=1)
9F 0A 00 00	JNBE r16, r32	Jump near if not below or equal (CF=1)
9F 0B 00 00	JNBW r16, r32	Jump near if not below (CF=0)
9F 0C 00 00	JNBQ r16, r32	Jump near if not below or equal (CF=0 and ZF=0)
9F 0D 00 00	JNC r16, r32	Jump near if not carry (CF=0)
9F 0E 00 00	JNE r16, r32	Jump near if not equal (ZF=1)
9F 0F 00 00	JNEB r16, r32	Jump near if not equal (ZF=1 or SF=CF)
9F 10 00 00	JNEQ r16, r32	Jump near if not equal (ZF=1)
9F 11 00 00	JNEW r16, r32	Jump near if not equal (ZF=1 and SF=CF)
9F 12 00 00	JNL r16, r32	Jump near if not less (SF=CF)
9F 13 00 00	JNLE r16, r32	Jump near if not less or equal (SF=CF)
9F 14 00 00	JNLW r16, r32	Jump near if not less (SF=CF)
9F 15 00 00	JNLQ r16, r32	Jump near if not less or equal (SF=CF)
9F 16 00 00	JNP r16, r32	Jump near if not parity (PF=0)
9F 17 00 00	JNPE r16, r32	Jump near if not parity (PF=0)
9F 18 00 00	JNS r16, r32	Jump near if not sign (SF=0)
9F 19 00 00	JNZ r16, r32	Jump near if not zero (ZF=1)
9F 1A 00 00	JO r16, r32	Jump near if overflow (OF=1)
9F 1B 00 00	JPO r16, r32	Jump near if parity odd (PF=1)
9F 1C 00 00	JPE r16, r32	Jump near if parity even (PF=0)
9F 1D 00 00	JRC r16, r32	Jump near if rax (CF=1)
9F 1E 00 00	JRCXZ r16, r32	Jump near if rax (CF=1 and CX=0)
9F 1F 00 00	JRCXZ r16, r32	Jump near if rax (CF=1 and ECX=0)

32



INSTRUCTION SET REFERENCE


Jcc—Jump if Condition Is Met (Continued)

Opcode	Instruction	Description
0F 80 00 00	JGE r16, r32	Jump near if greater or equal (SF=CF)
0F 81 00 00	JLE r16, r32	Jump near if less or equal (SF=CF)
0F 82 00 00	JGE r16, r32	Jump near if greater or equal (SF=1 or ZF=1)
0F 83 00 00	JLE r16, r32	Jump near if less or equal (SF=1 or ZF=1)
0F 84 00 00	JG r16, r32	Jump near if greater (CF=0)
0F 85 00 00	JL r16, r32	Jump near if less (CF=0)
0F 86 00 00	JGE r16, r32	Jump near if greater or equal (CF=0 and ZF=0)
0F 87 00 00	JL r16, r32	Jump near if less (CF=0)
0F 88 00 00	JGE r16, r32	Jump near if greater (ZF=0)
0F 89 00 00	JLE r16, r32	Jump near if less or equal (ZF=0)
0F 8A 00 00	JG r16, r32	Jump near if greater (ZF=1 or SF=CF)
0F 8B 00 00	JL r16, r32	Jump near if less (ZF=1 or SF=CF)
0F 8C 00 00	JGE r16, r32	Jump near if greater or equal (ZF=0 and SF=CF)
0F 8D 00 00	JL r16, r32	Jump near if less (ZF=0 and SF=CF)
0F 8E 00 00	JNP r16, r32	Jump near if not parity (PF=0)
0F 8F 00 00	JNPE r16, r32	Jump near if not parity (PF=0)
0F 90 00 00	JNS r16, r32	Jump near if not sign (SF=0)
0F 91 00 00	JNZ r16, r32	Jump near if not zero (ZF=1)
0F 92 00 00	JO r16, r32	Jump near if overflow (OF=1)
0F 93 00 00	JPO r16, r32	Jump near if parity odd (PF=1)
0F 94 00 00	JPE r16, r32	Jump near if parity even (PF=0)
0F 95 00 00	JRC r16, r32	Jump near if rax (CF=1)
0F 96 00 00	JRCXZ r16, r32	Jump near if rax (CF=1 and CX=0)
0F 97 00 00	JRCXZ r16, r32	Jump near if rax (CF=1 and ECX=0)

Description

Check the size of r16 or r32 to determine the instruction format. If the instruction is a 16-bit instruction, the instruction pointer (IP) register is updated with the 16-bit value of the instruction. If the instruction is a 32-bit instruction, the instruction pointer (EIP) register is updated with the 32-bit value of the instruction. The instruction pointer (EIP) register is updated with the 32-bit value of the instruction. The instruction pointer (EIP) register is updated with the 32-bit value of the instruction.

33



Using Jump Instructions

37

Converting an if Statement

```

if (x < y) {
  statement block 1 ;
} else {
  statement block 2 ;
}

```

```

MOV EAX, [x]
CMP EAX, [y]
JGE ElsePart
.           ; if part
.           ; statement block 1
.
JMP Done   ; skip over else part
ElsePart:
.           ; else part
.           ; statement block 2
.
Done:

```

38

Converting a while Loop

```

while (i > 0) {
  statement 1 ;
  statement 2 ;
}

```

```

WhileTop:
MOV EAX, [i]
CMP EAX, 0
JLE Done
.           ; statement 1
.
.           ; statement 2
.
JMP WhileTop
Done:

```

39

References

- Some figures and diagrams from *IA-32 Intel Architecture Software Developer's Manual, Vols 1-3*
<http://developer.intel.com/design/Pentium4/manuals/>

40
